TECHNICAL BULLETIN

No. TB 11-6600-252-10-7

HEADQUARTERS
DEPARTMENT OF THE ARMY
Washington, DC, 15 January 1979

SUPPLEMENTARY OPERATING INSTRUCTIONS

TEST SET, INTEGRATED CIRCUIT CARD

TESTERS AN/USM-371 AND AN/USM-371A

PRINTED CIRCUIT CARD TEST PROGRAMS FOR SYNCHRONIZER, ELECTRICAL SN-394(V)/G (CARDS A-1 THROUGH A-6) AND FOR ROUTING SET, TELETYPEWRITER AN/PGC-73(V) (CARDS 200000G1 THROUGH 200160G1)

REPORTING OF ERRORS

You can improve this bulletin by recommending improvements using DA Form 2028-2. Fill out the form and forward it to the Commander, US Army Communications and Electronics Materiel Readiness Command, ATM: DRSEL-ME-MQ. Fort Monmouth, NJ 07703.

A reply will be furnished directly to you.

1. Purpose. This technical bulletin provides supplementary instructions in the form of test programs and associated data for troubleshooting printed circuit cards A-1 through A-5 of Synchronizer, Electrical SN-394(V)/G and printed circuit cards 200000G1 through 200160G1 of Routing Set, Teletypewriter AN/FGC-73(V), using Test Set, Integrated Circuit Card Tester AN/USM-371 and AN/USM-371A.

NOTE:

Nometiclature
AN/USM-371
AN/USM-371A

Model Number
Model ICT-102
Model ICT-103

2. Test Procedures. Refer to the general instructions to become familiar with the basic data required for troubleshooting the faulty printed circuit card. Locate the schematic diagram and test data that pertain to the faulty card. Operate the test set to isolate the fault as described in the operating procedures.

Dynatronics Products

PC CARD TEST PROGRAMS
for the
MODEL ICT - 102 and ICT - 103
PRINTED C!RCUIT CARD TESTER

PROGRAM MANUAL

INTEGRATED CIRCUIT CARD TEST SET

AN/USM-37 1 and AN/USM-37 1A

used for

AUTODIN PC CARDS

200000G1 through PL-1119/G A-6 (SN-394)

GENERAL DYNAMICS

Electro Dynamic Division

LIST OF EFFECTIVE PAGES

TOTAL NUMBER OF PAGES IS 105 AS FOLLOWS:

Page INO.	Issue	Page No.	Issue	Page No.	Issue	PageNo.	Issue
Title	Original Original						

TABLE OF CONTENTS

TABLE OF CONTENTS (CONT'D)

	Page		Page
General Description	1	200004G1	28,29
Card Tester Schematic or Logic Diagram Markings	2	200005G1	30,31
Card Tester Waveform Markings	3	200006G1	32,33
Model ICT-102 Operating Procedures	3	200051G1	34,35
Model ICT-103 Operating Procedures	6	20005261	36,37
Special Considerations		200059G1	38,39
Jumpers	8	200061G1	40,41
+5V EXT Power Supply Adjustment	8	20006361	42,43
Printed Circuit Card Adapters	10	20006561	44,45
Printed Circuit Card Adapter MX-9089/USM-371	11	200067G1	46,47
Printed Circuit Card Adapter MX-9090/USM-371	12	20006961	48,49,50,51
Printed Circuit Card Adapter MX-9091/USM-371	13	200071G1	52,53
Printed Circuit Card Adapter MX-9092/USM-371	14	200073G1	54,55
Printed Circuit Card Adapter MX-9093/USM-371	15	20007561	56,57
Printed Circuit Card Adapter MX-9094/USM-371	16	20007761	58,59
Printed Circuit Card Adapter MX-9095/USM-371	17	200079G1	60,61
Printed Circuit Card Adapter MX-9096/USM-371	18	20008261	62,63
Printed Circuit Card Adapter MX-9097/USM-371	19	200084G1	64,65,66,67
Printed Circuit Card Assembly Numbers	20, 99	200086G1	68,69
200000G1	20,21	200089G1	70,71
20000LG1	22,23	200093G1	72.73
200002G1	24,25	200095G1	74,75
200003G1	26,27	200105G1	76,77,78,79

TABLE OF CONTENTS (CONT'D)

LIST OF ILLUSTRATIONS

	Page	Figure	Page
200160G · · · · · · · · · · · · · · · · · · ·	80,81	1	Printed Circuit Card Testers (100 Series)
PL-1120/G A-1 (SN-394)	82,83	2	Model ICT-102 Waveform Sheet Example 4
PL-1121/G A-2 (SN-394)	84,85,86,87	3	Model ICT-103 Waveform Sheet Example 6
PL-1122/G A-3 (SN-394) · · · · · · · · · · · · · · · · · · ·	88,89	4	Typical RC Network
FL-1123/G A-4 (SN-394)	90,91,52,93	5	Voltage Tolerance Versus Time Delay Chart 9
PL-1124/G A-5 (SN-394)	94,95,96,97	6	Printed Circuit Card Adapter MX-9089/USM-371
PL-1119/G A-6 (SN-394)	38,99		(23 Pin Anelex)
		7	Printed Circuit Card Adapter MX-9090/USM-371 12 (44/48 Pin Anelex)
		8	Printed Circuit Card Adapter MX-9091/USM-371 13 (22 Pin SN-394 Red)
		9	Printed Circuit Card Adapter MX-9092/USM-371
		10	Printed Circuit Card Adapter MX-9093/USM-371
		11	Printed Circuit Card Adapter MX-9094/USM-371
		12	Printed Circuit Card Adapter MX-9095/USM-371 17 (60 Pin TCU)
		13	Printed Circuit Card Adapter MX-9096/USM-371
		14	Printed Circuit Card Adapter MX-9097/USM-371

LIST OF TABLES

Table		Page
1	Printed Circuit Card Adapters	10
2	Printed Circuit Card Adapter MX-9089/USM-371 · · · · · · · Pin Cross Reference	11
3	Printed Circuit Card Adapter MX-9090/USM-371 · · · · · · · Pin Cross Reference	12
1	hinted Circuit Card Adapter MX-9091/USM-371 · · · · · · · Pin Cross Reference	13
5	Printed Circuit Card Adapter MX-9092/USM-371 · · · · · · · Pin Cross Reference	14
6	Printed Circuit Card Adapter MX-9093/USM-371 · · · · · · · Pin Cross Reference	15
7	Printed Circuit Card Adapter MX-9094/USM-371 · · · · · · · Pin Cross Reference	16
8	Printed Circuit Card Adapter MX-9095/USM-371 · · · · · · · Pin Cross Reference	17
9	Printed Circuit Card Adapter MX-9096/USM-371 Pin Cross Reference	18
10	Printed Circuit Card Adapter MX-9097/USM-371	19


06-000131

iii/iv


Dynatronics Printed Circuit Card tester models ICT-102 and ET-103 provide the capability for dynamically testing virtually any logic family on a visual basis. Punched Hollerith cards contain individual programs which eliminate elaborate test hook-ups normally found during testing operations. No external test equipment is necessary because complete dynamic tests are performed by the Card Tester each time an individual program card is inserted into the card reader. All conditions (signal generation, power distribution, grounding, loading, test rates, etc.) are controlled by the program card and all circuits are fully tested by following a simple set of instructions and observing the GO/NO-GO and FAULT indicator lamps on the front panel. These instructions are provided in the following paragraphs.

Differences in the two models (ICT-102 and ICT-103) are illustrated in figure 1, Basically the card testers function alike with the main differences being in operator switch setting procedures. The model ICT-102 Card Tester uses rotary switches for selecting circuit under test output signal GO/NO-GO test parameters whereas the model ICT-103 Card Tester features pushbuttons in place of the rotary switches. Individual card test documentation provided in this manual can be used for either model Card Tester.

06-000131



MODEL ICT-102 CARD TESTER



MODEL ICT-103 CARD TESTER

Figure 1. Printed Circuit Card Testers (100 Series)

1

CARD TESTER SCHEMATIC OR LOGIC DIAGRAM MARKINGS

Each schematic or logic diagram associated with individual programmed cards are marked such that pertinent information related to signal routing, power distribution, and other test requirements are readily available to the test technician. Markings and symbols normally found on schematic or logic diagrams are listed below:

- a. Parenthesis Used to enclose test information such as pin numbers and test signals generated by the card tester and routed to the card-under-test via the card reader, i.e., (4) indicates that this pin connects to the card tester CARD IN TEST connector, pin 4; (+C0) indicates that test signal +CO is connected to the card-under-test via the card reader.
- b. Symbol (H) Placed adjacent to schematic wiring which remain at a high logic level throughout the test. A high logic level is defined as the upper level of the signal voltage levels.
- c. Symbol (L) Placed adjacent to schematic wiring which remain at a low logic level throughout the test. A low logic level is defined as the lower level of the signal voltage levels.

Note

All points not labeled (H) or (L) are dynamic i.e., are switching during the test.

- d. -/-/-/-/-/-- This symbol indicates input or output lines which are not tested by the card tester test program. On cards which are tested by two programs, the symbol indicates that the input or output line is not tested by either program.
- e. (GRD) Symbol Indicates that DC power ground from the card tester is applied to the card-under-test at this point.
- f. (+Vcc) Symbol Independent +5 20.5 volt power supply internal to the card tester used for supplying +Vcc to the card-under-test via the card test program. This pow& supply, +5 EXT, is adjusted from the rear panel of the card tester.
- g. ^{-+}V , ^{+}V , ^{-}V Symbols These symbols indicate which of the three programmable power supplies are connected to the card-under-test. The output voltage values for the programmable power supplies are located on the waveform sheet in the TEST PARAMETERS table.
- h. (NC) Symbol Indicates that there is no connection made between the referenced point on the card-under-test and the card tester.

These markings are located on the schematic drawings where applicable and are defined in the TEST LEGEND contained on each schematic. Definitions for the above markings apply to both the ICT-102 and ICT-103 Card Testers.

CARD TESTER WAVEFORM MARKINGS

Several symbols are used on the waveform charts to indicate special procedures required while testing a particular printed circuit card. These symbols and/or special instructions are located in the notes at the bottom of each waveform chart. Before proceeding with any test it is required that the notes be read and special instructions be carried out. For example, the notes may indicate that the Card Tester +5 volt external power supply be adjusted to +4.5 volts prior to testing the printed circuit card in question. In this case the printed circuit card could be damaged if the power supply had been adjusted to +5.5 volts for the preceeding test. Typical notes and symbols are described below:

- a. Asterisk * Symbol This symbol when placed adjacent to a pin number (either input or output pin) on the waveform chart indicates that the signal on that pin is inverted with respect to the waveform shown. Typically these symbols are located in the INPUT PINS and OUTPUT PINS columns of the waveform chart.
- b. # Symbol Indicates that no further edges are present in the output signal under test and the output is tested according to the steps for the model of Card Tester in use.
- c. Encircled Output Fins Encircled output pins are the more significant outputs that when tested check the majority of the circuits on the card-under-test. These output pins should be tested first to determine the general status of the card being tested. For example, when testing a multiple stage shift register with individual stages brought out on pins, the last stage of the shift register would be encircled and tested before the individual stages were tested. In this manner it is determined that the card is functionally operational after checking a single output pin.

MODEL ICT-102 OPERATING PROCEDURES

Following is the step-by-step procedure for performing dynamic test analysis on printed circuit cards programmed for the model ICT 102 Card Tester. These instructions pertain co all printed circuit cards: specific instructions peculiar to individual printed circuit cards undergoing tests are listed as notes on the appropriate waveform sheet. Waveform sheets for individual printed circuit cards are contained in this volume. Before proceeding with any test, the operator must read the notes contained on the waveform sheet and follow any specific instructions first. In addition the necessary card adapters, card extender cables, and programmable load boards should be inserted in the Card Tester to accommodate the card to be tested. The steps listed below provide the necessary information for successful diagnostic testing of all printed circuit cards programmed for testing with the ICT-102.

- a. Refer to the appropriate card under test schematic or logic diagram and corresponding waveform sheet. On the waveform sheet, locate the notes and follow the instructions pertinent to the operator. Typically, the notes are located along the bottom edge of the waveform sheet.
- b. Insert the PC card adapter and/or extender cable (if required) into the CARD IN TEST connector on the front panel of the Card Tester.
- C. Insert the printed circuit card to be tested into the card adapter with the component side facing up.
- d. Locate the corresponding card under test program card and insert it into the card reader slot as depicted on the front panel of the Card Tester. Push the programcard into the card reader slot until there is a noticeable resistance felt against the test card. Move the card reader handle clockwise until it is in the full closed position.




Figure 2. Model ICT-102 Waveform Sheet Example

4

Note

When initially energized, the Card
Tester INPUT FAULT indicator is
illuminated. Resetting the Card Tester
should clear the INPUT FAULT indicator.
If the INPUT FAULT indicator is not
extinguished after resetting the Card
Tester, a true input fault is present
in the card-under-test and should be
corrected before continuing.

- e. Select the output pin to be tested on the front panel IN/OUT SELECTOR switches (S2 and S3). Figure 2 shows a typical example of an output pin (pin 16) and its location on the waveform chart.
- f. Set WAVEFORM TEST switch A to the first number shown under the SWITCH SETTING heading which corresponds to the selected output pin on the waveform chart. As shown in figure 2, the number 1 would be selected by switch A.
- g_{\cdot} Place WAVEFORM TEST switch B to the first number adjacent to SWITCH SETTING B which corresponds to the selected output pin.
- h. Observe the three TEST indicators on the front panel and determine the outcome of the circuit being tested. The two possible indications are explained below:
 - 1. GO indicator lights green circuit being tested checks good for this measurement and the operator should continue with the next step.

- 2. NO-GO indicator lights red circuit being tested does not meet the output requirements for the programmed test. Recheck the switch settings to ensure that there has been no operator error and then make the necessary notations on the card in teat paper work for follow-up maintenance.
- i. Place WAVEFORM TEST switches A and B to the next pair of SWITCH SETTINGS, shown on the waveform chart, and observe the TEST indicators as in the previous step. Continue this procedure until all settings for a given OutPut pin have been carried out and all test indications have been GO.

Moto

A # symbol in the last "B" switch setting position indicates that a NO-GO indication should be observed for all "B" switch settings (1 through 12). A GO indication in any of these positions indicates a malfunction (more edges than required).

- j. Change both IN/OUT SELECTOR switches to the next output pin number located on the waveform chart either adjacent to the output just tested or, if there is no adjacent number, to the next output pin number directly below the output pin just tested.
- k. Place WAVEFORM TEST switches A and B to each pair of corresponding SWITCH SETTING numbers. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO. Repeat

steps (j.) and (k.) until all output pins and corresponding SWITCH SETTINGS have been tested.

- 1. Rotate the card reader handle counter-clockwise to the full open position, remove the program card from the card reader slot and insert the test card into the appropriate plastic card holder.
- m. Determine whether or not the card under test requires additional testing using another program test card. If additional testing is required, repeat steps (a.) through (m.) for the additional test (s). If no further testing is required, remove the tested printed circuit card from the card adapter.

06-000131

MODEL ICT-103 OPERATING PROCEDURES

Following is the step-by-step procedure for performing dynamic test analysis on printed circuit cards programmed for the model ICT-103 Card Tester. These instructions pertain to all printed circuit cards: specific instructions peculiar to individual printed circuit cards undergoing tests are listed as notes on the appropriate waveform sheet. Waveform sheets for individual printed circuit cards are contained in this volume. Before proceeding with any test, the operator must read the notes contained on the waveform sheet and follow any specific instructions first. In addition the necessary card adapters, card extender cables, and programmable load boards should be inserted in the Card Tester to accommodate the card to be tested. The steps listed below provide the necessary information for successful diagnostic testing of all printed circuit cards programmed for testing with the ICT-103.

- a. Refer to the appropriate card under test schematic or logic diagram and corresponding waveform sheet. On the waveform sheet, locate the notes and follow the instructions pertinent to the operator. Test notes are normally located along the bottom edge of the waveform sheet.
- b. Insert the PC card adapter and/or extender cable (if required) into the CARD IN TEST connector on the front panel of the Card Tester.
- C. Insert the printed circuit card to be tested into the card adapter with the component side facing up.
- d. Locate the corresponding card-under-test program card and insert it into the card reader slot as depicted on the front panel of the Card Tester. Push the program card into the card reader slot until there is a noticeable resistance felt against the test card. Move the card reader handle clockwise until it is in the full closed position.

6




Figure 3. Model ICT-103 Waveform Sheet Example

Note

If the INPUT FAULT indicator is lit, press the RESET switch. If the INPUT FAULT indicator is not extinguished after resetting the Card Tester, a true input fault is present in the card-under-test and should be corrected before continuing.

- e. Select the output pin to be tested on the front panel IN/OUT SELECTOR switches (S2 and S3). Figure 3 shows a typical example of an output pin (pin 16) and its location on the waveform chart.
- f. WAVEFORM TEST "A" display should read 0 (left digit blank). If the "A" display does not read zero, press the reset switch/indicator.
- g . Press the WAVEFORM TEST "B" switch corresponding to the first number adjacent to SWITCH SETTING B (figure 3) which corresponds to the selected output pin (switch number 7 in this example). WAVEFORM TEST display "A" changes to (01).
- h. Observe the three TEST indicators on the front panel and determine the outcome of the circuit being tested. The two possible indications are explained below:
 - 1. GO indicator lights green circuit being tested checks good for this measurement and the operator should continue with the next step.

- 2. NO-GO indicator lights red circuit being tested does not meet the output requirements for the programmed test. Recheck the switch settings to ensure that there has been no operator error and then make the necessary notations on the card in test paper work for follow-up maintenance.
- i . Press WAVEFORM TEST switch B which corresponds to the next B SWITCH SETTING, shown on the waveform chart, and observe the TEST indicators as in the previous step. Each time a B switch is press the A display is incremented one count. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO.
- j. Change both IN/OUT SELECTOR switches to the next output pin number located on the waveform chart either adjacent to the output just tested or, if there is no adjacent number, to the next output pin number directly below the output pin just tested.

Note

A # symbol 'in the last "B" switch setting position indicates that a GO test result should occur after "B" switch "#" is depressed. If a NO-GO indication is observed after pressing "B" switch "#", the circuit being tested has malfunctioned.

k. Press WAVEFORM TEST switch B for each pair of corresponding SWITCH SETTING numbers. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO, Repeat steps (j.) and (k.) until all output pins and corresponding SWITCH SETTINGS have been tested.

- l. Rotate the card reader handle counter-clockwise to the full open position, remove the program card from the card reader slot and insert the test card into the appropriate plastic card holder.
- m. Determine whether or not the card under test requires additional testing using another program test card. If additional testing is required, repeat steps (a.) through (m.) for the additional test (s). If no further testing is required, remove the tested printed circuit card from the card adapter.

Note

In some instances, the GO/NO-GO test documentation may skip "A" display counts to enable the operator to ignore "don't care" transitions in the waveform under test. For example, consider the following:

A	1	2	3	4	5	6	7
В	6	9	NT	NT	3	6	10

Where NT = NO TEST

The operator would press the "B" switches in the following sequence: B-6 (A=1), B-9 (A=2), B-3 three times (steps A to count 5) B-6 (A=6), B-10 (A=7).

SPECIAL CONSIDERATIONS

JUMPERS

Jumpers are required occasionally while performing tests on printed circuit cards for bypassing passive components or otherwise routing DC voltages within the card-under-test. These jumpers should be carefully placed on the card-under-test prior to inserting the program card (energizing the Card Tester) into the Card Tester and should be checked to ensure proper placement. Information concerning placement of jumpers is located in the notes at the bottom of the appropriate waveform test diagram and on the schematics or logic diagrams.

+5V EXT POWER SUPPLY ADJUSTMENT

Four power supply output voltages are available in the Card Tester which can be applied to the card-under-test. Three of these power supplies are controlled by the program test card and the fourth, the +5 Volt EXT power supply,. is adjusted by the operator according to the individual test programs. When adjusting the +5V EXT power supply to accommodate different printed circuit card families, care should be taken to adjust the output voltage within -+100 millivolts of the recommended voltage. Exceeding the 100 millivolt tolerance can cause erroneous readings on the Card Tester GO/NO-GO indicators, as described below.

Erroneous readings caused by maladjusted power supply voltages is normally due to the RC timing circuits present on many cards. A large voltage variation in either direction will cause a significant change in the duration of the timed interval, and may result in an erroneous "B" switch count. This phenomena is illustrated in Figure 4, along with the timing variations imposed by the tolerances on the resistor and capacitor values. The curves were generated for the circuit shown in figure 4. The switching threshold of gate Y was found




Figure 4. Typical RC Network

to remain nearly constant at approximately 2.0 volts as the supply voltage was varied from 4.50 to 5.00 volts.

It is seen Figure 5 that with Vcc = 4.75 and nominal RC values, Gate Y will switch 1.68 usec after the output of Gate X goes to the high state. With VCC = 5.00 and the resistor and capacitor values at the low end of the tolerance range, Gate Y will delay 1.43 usec before switching. With Vcc = 4.50 and the timing components at the high end of the tolerance range, Gate Y will delay 2.05 usec before switching. Thus, it is seen that for curves A and B, a "B" switch count of 2 would be obtained: while an erroneous "B" switch count of 3 would be obtained for the conditions represented by curve C.




Figure 5. Voltage Tolerance Versus Time Delay Chart

For cases where the time delay circuit is isolated from other circuitry it would usually be possible to program around the problem discussed above. However cn many cards, several timing circuits operate in series such that while one programming technique may provide a wide margin of safety for one circuit in the series, it may reduce the margin of safety for another timing circuit in the series. Therefore it is desirable to reduce the magnitude of error of the controllable variables such as supply voltage which determine the duration of the timed intervals.

Note

The above conditions also affect the pulse duration of slivers (spikes) noted in some program waveforms. These spikes are not tested by the Card Tester (too narrow for detection) and are not critical with respect to the logic circuit operation. In most cases the spikes are less than 10 nanoseconds in duration and in some cases are hardly discernable from one Card Tester to the next.

PRINTED CIRCUIT CARD ADAPTERS

Several printed circuit card adapters are available to interconnect between the Card Tester and various printed circuit card families contained in this manual. Following is a cross-reference table of the individual card adapters and associated printed circuit card family, Pin number cross-reference and card adapter identification for individual PC card adapters are provided in the following tables and illustrations.

Table 1. Printed Circuit Card Adapters

DYNATRONICS PART NO.	MILITARY NOMENCLATURE	ADAPTS CARD TESTER TO:
12-890051	MX-9089/USM-371.	23 Pin Anelex
12-890052	MX-9090/USM-371	44/88 Pin Anelex
12-890053	MX-9091/USM-371	22 Pin SN-394 (RED)
12-890054	MX-9092/USM-371	26 Pin SN-394 (BLACK)
12-890056	MX-9093/USM-371	22 Pin MD-674
12-890059	MX-9094/USM-371.	43/86 Pin FGC
12-890055	MX-9095/USM-371	60 Pin TCU
12-890050	MX-9096/USM-371.	46 Pin GDE
12-890058	MX-9097/USM-371.	25 Pin FGC

PRINTED CIRCUIT CARD ADAPTERS MK-9089/USM-371

Table 2. Printed Circuit Card Adapter MX-9089/USM-371
Pin Cross reference

Pin Cross reference						
ADAPTER MX-9089/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9089/USM-371	CARD TESTER PIN NUMBER			
1	46	12	35			
2	45	13	34			
3	44	14	33			
4	43	15	32			
5	4 2	16	31			
6	41	17	30			
7	40	18	29			
8	39	19	28			
9	38	20	27			
10	37	21	26			
11	36	22	25			
		23	24			




Figure 6. Printed Circuit Card Adapter MX-9089/USM-371 (23 Pin Anelex)

PRINTED CIRCUIT CARD ADAPTERS MX-9090/USM-371

Table 3. Printed Circuit Board Adapter MX-9090/USM-371 Pin Cross Reference

ADAPTER MX-909C/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9090/USM-371	CARD TESTER PIN NUMBER
1	55	23	36
2	53	24	34
3	51	25	32
4	49	26	30
5	47	27	28
6	45	28	26
7	43	29	24
8	41	30	22
9	39	31	20
10	37	32	18
11	35	33	16
12	3 3	34	14
13	31	3 5	12
14	29	36	10
15	52	37	8
16	50	38	6
17	48	39	4
18	46	40	2
19	44	41	
20	42	42	54
21	40	43	
22	38	44	56




Figure 7. printed Circuit Card Adapter MX-9090/USM-371 (44/88 Pin Anelex)

Table 4. Printed Circuit Card Adapter MX-9091/USM-371 Pin Cross References

ADAPTER MX-9091/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9091/USM-371	CARD TESTER PIN NUMBER
1	22	1.2	11
2	21	13	10
3	20	14	9
4	19	15	8
5	18	16	7
6	17	17	6
7	16	18	5
8	15	19	4
9	14	20	3
10	13	21	2
11	12	22	1




Figure 8, Printed Circuit Card Adapter MX-9091/USM-371
22 Pin SN-394 (Red)

PRINTED CIRCUIT CARD ADAPTERS MX-9092/USM-371

Table 5. Print Circuit Card Adapter MX-9092/USM-371 Pin Cross Reference

ADAPTER MX-9092/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9092/USM-371	CARD TESTER PIN NUMBER
1	52	29	26
2	51	30	25
3	50	31	24
4	49	32	23
5	48	33	22
6	47	34	21
7	46	35	20
8	45	36	19
9	44	37	18
10	43	38	17
11	42	39	16
12	41	40	15
13	40	41	14
14	39	42	13
15	38	43	12
16	37	44	11
17	36	45	10
18	35	46	9
19	34	47	8
20	33	48	7
21	32	49	6
22	31	50	5
23	30	51	4
24	29	52	3
25	28	53	2
26	27	54	1




Figure 9. Printed Circuit Card Adapter MX-9092/USM-371
26 Pin SN-394 (Black)

PRINTED CIRCUIT CARD ADAPTERS MX-9093/USM-371

Table 6. Printed Circuit Card Adapter MX-9093/USM-371 Pin Cross Reference

ADAPTER MX-9093/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9093/USM-371	CARD TESTER PIN NUMBER
А	1	N	12
В	2	P	13
С	3	R	14
D	4	S	15
E	5	T	16
F	6	Ū	17
Н	•	v	18
1	8	W	19
K	9	x	20
L	10	Y	21
M	11	Z	22

#G, I, O, Q - omitted




Figure 10. Printed Circuit Card Adapter MX-9093/USM-371 22 Pin MD-674

PRINTED CIRCUIT CARD ADAPTERS MX-9094/USM-371

Table 7. Printed Circuit Card Adapter MX-9094/USM-371 Pin Cross Reference

ADAPTER MX-9094/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9094/USM-371	CARD TESTER PIN NUMBER
l	1	45	23
3	2	47	24
5	3	49	25
7	4	51	26
9	5	53	27
11	6	55	28
13	7	57	29
15	8	59	30
17	9	61	31
19	10	63	32
21	11	65	33
23	12	67	34
25	13	69	35
27	14	71	36
29	15	73	37
31	16	75	38
33	17	77	39
35	18	79	40
37	19	81	41
39	20	83	42
41	21	85	43
43	22		
	İ		




Figure 11. Printed Circuit Card Adapter MX-9094/USM-371 43/86 Pin FGC

Table 8. Printed Circuit Card Adapter MX-9095/USM-371 Pin Cross Reference

ADAPTER MX-9095/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9095/USM-371	CARD TESTER PIN NUMBER
1	56	31	54 (+5 V)
2	51	32	No connection
3	No connection	33	55
4	49	34	53
5	47	35	52
6	45	36	50
7	43	37	48
8	41	38	46
9	39	39	44
10	37	40	42
11	35	41	40
12	33	42	38
13	31	43	36
14	29	44	34
15	27	45	32
16	25	46	3 0
17	23	47	28
18	21	48	26
19	19	49	24
20	17	50	22
21	15	51	20
2 2	13	52	18
23	11	53	16
24	9	54	14
25	7	55	12
26	5	56	10
27	3	57	8
28	No connection	58	6
29	No connection	59	4
30	1	60	2




Figure 12. Printed Circuit Card Adapter MX-9095/USM-371 60 Pin TCU

PRINTED CIRCUIT CARD ADAPTERS MX-9096/USM-371

Printed Circuit Card Adapter MX-9096/USM-371 Pin Cross Reference

ADAPTER MX-9696/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9096/USM-371	CARD TESTER PIN NUMBER
*i	55	А	56 (GRD.)
*2	53	R	54 (+4.7 5V)
3	51	С	52
4	49	D	50
5	47	E	48
6	45	F	46
7	43	Н	44
8	41	J	42
9	39	К	40
10	37	L	38
11	35	М	36
12	33	N	34
13	31	P	32
14	29	R	30
15	27	S	28
16	25	T	26
17	23	U	24
18	21	V	22
19	19	W	20
20	17	Х	18
21	15	Y	16
22	13	Z	14
23	11	AA	12

^{*} If these pins are Power/GRD they are tied to +4.5V/GRD on Autodin Card itself.




Figure 13. Printed Circuit Card Adapter MX-9096/USM-371 46 Pin GDE

PRINTED CIRCUIT CARD ADAPTERS MX-9097/USM-371

Table 10. Printed Circuit Card Adapter MX-9097/USM-371 Pin Cross Reference

ADAPTER MX-9097/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9097/USM-371	CARD TESTER PIN NUMBER
1	25	13	13
2	24	14	12
3	23	15	11
4	22	16	10
5	21	17	9
6	20	18	8
7	19	19	7
8	18	20	6
9	17	21	5
10	16	22	4
11	15	23	3
12	14	24	2
		25	1





Figure 14. Printed Circuit Card Adapter MX-9097/USM-371 25 Pin FGC




2h


7-8-71

20

Doc. No. 23-1404-11

P.C. Assembly 200000 G1
P. C. L. o.g.i.c





NOTES:
I.ALL RESISTANCE VALUES ARE IN
OHMS \$5% & 1/4 WATT UNLESS
STHERWISE SPECIFIED. 2. REF DESIGNATIONS ARE ABBREVIATED, PREFIX THE

DESIGNATIONS WITH UNIT NO. MO ASSY DESIGNATION.

TEST LEGEND AS APPLICABLE.


ICT---PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.

1-0-1


- 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST. 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.
- 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST
- 5 -\-\- INDICATES UNTESTED INPUT/OUTPUT LINES

P.C. Logic


Doc. No. 23-1401-11



Doc. No. 23-1401-11




P.C. Assembly 2 0 0 0 0 0 2 G



TEST LEGEND AS APPLICABLE:

- 1 ICT---PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.
- 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT
- THE LOGIC LOW LEVEL DURING TEST.
- 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.
- 5 -\-\- INDICATES UNTESTED INPUT/OUTPUT LINES.



NOTES:

- I.ALL RESISTANCE VALUES ARE IN OHMS 25% & 1/4 WATT UNLESS OTHERWISE SPECIFIED.
- Z.REF DESIGNATIONS ARE ABBREVIATED PREFIX THE DESIGNATIONS WITH UNIT NO. AND ASSY DESIGNATION.


P.C. Assembly 200003 G1

P. C. Logic

Doc. No. 23-1402-11

JN 7-8-71

	IMPUT PINS	COL \$16	128u S	WAVEFORMS	DYNATRONIC	S TESTAGRAM
		63 -60 -7				لىسىسى
		64 -Ci		The same of the sa	1	1
TEST PARAMETERS		65 -C2				
Vec 44.75 \$16 0.10-6V		66 ·C3				
. CLK 32 used		67 - 04		,	,	The state of the s
-V -6V BITCLE +OSC						
		69 -C6				
						
	<u></u>	71 1-81				¬
10 •B3		7,1 (3)				
2	4, 8, 14, 18, 72	74 +84				
4 =		75 1-85				 -
16:					3 	1
8 -		77				I
<u> </u>		79 -50				
		79 -5				
		8C +52				1
OUTPUT PINS (TEST POINTS	SMITCH SETTING	•00 REF		nijan maut	nananahan	لأنبىت
20 (5.1	A 1 2 3 B 2 7 1	 			!	
16 (4)	A 1 2 3 B 2 7 1	 				
10 i3l		+				<u>;</u>
6 ;71						
2 :11		 				
	8	444.	: : : :	:	: :	1 1
	8	1111:		:	: 1	* 4 1
	B	+++-	· : : : : :	:	: :	
	В	+++-	: :		:	184
	B	 	: :	:		
	B	 	:	:	i i	
	A	+++-1	: : :	•	i i	<u>i.</u>
	A	 	.: :	;	i i	. <u>I</u>
	A A A A A A A A A A A A A A A A A A A	 		•	, i	<u></u>
	TA THE	1111	, ;			المطلكسين 1- الحاد
	A B				· · · · · · · · · · · · · · · · · · ·	است. النظيستين .
	A B					~ ~ **
	A B					<u>k</u> i
	8					
COPYRIGHT 1971 GENERAL D	YNAMICS CORP. PRINTED IN U.S.A	. +80 REF				<u> </u>
	Vec 42 75 316 0 10 - 61	Vec	TEST PARAMETERS	TEST MASINGTONS	Mathematics Mathematics	TEST PARAMETERS



P.C. Assembly 200004G1


P.C. Logic NAVSHIPS 0967 216 3010

Fig. 5-32

Doc. No. 23- 2616-11

28

	COLSIG	WAVEFORMS DYNAIRONICS TEST
	63 •C0	
	64 -CI	
<u> </u>	- - - - - - - - - - 	
TEST PARAMETERS	65 -C2	
-Vec 4.75 SIG [GRD.	66 -c3	
LOAD .V	67 -C4	
+V 12.0V CLK 32 u sed	60	
-V 12.0V BIT CLK +05C	68 +CS	
	69 -C6	
	70 +80	ֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈֈ
_		and in the continue of the con
ROW ASSIGNMENT	72 +82	
10 — 1 — 2 • vy 3 —	73 +83	
2 +V	74 +B4	
4 -v		
4 -V 5 GRD 20, 16, 8, 2 6 +85 7 +26 22, 18, 10, 4	75 +85	
7 +26 22, 18, 10, 4	76 +B6	
8 - 9 -	77 +87	
	78 +S0	
		化铁铁铁铁 医二氏性 医二甲基酚 化二甲基酚 医二甲基酚 化二甲基酚 医二甲基酚 医二甲基酚 化二甲基酚
	79 +S:	
	80 +52	
OUTPUT PINS (TEST POINTS) SWITCH SETTING	+ CO REF	7,000,000,000,000,000,000,000,000,000,0
	+CO HEF	
24, 19, 12, 6 A 1 2 8 B 2 NT 5		APPROXIMATELY 4 m sec
	++1	
	 	
	-	
A	+++	
	+++-	representation of the property
		programme and the control of the con
│	-+	
	-111	
		
B	Π	programme, and the control of the co
AB	-1-1-1	
I A I I I I I I I I I I I I I I I I I I	TIT	
_		kan kanangan kalangan ang kalangan atau kanangan ang kanangan kanangan kanangan kanangan kanangan kanangan kan
' - <u>19 1 1 1 1 1 1 1 1 1 </u>	###	processing and the second of t
	+++-	
	+++	
Ι Ε	+++	
A 6	Π	programme in the common transfer of the commo
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	-+-+-	
		
	1 1 1	




7-5-71


P. C. Assembly 200005G1


P.C. Logic NAVSHIPS 0967 216 30 10 Fig. 5-33


Doc. No. 23- 2617-11

30









TEST LEGEND AS APPLICABLE:

- 1. ICT--PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.
- 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.
- 4 ALL POINTS NOT LABELED **(H)** OR **(L)** ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.
- 5 -\-\- INDICATES UNTESTED INPUT/OUTPUT LINES.
- 6. THIS TEST APPLIES POWER ONLY.

NOTES:

- I. ALL RESISTANCE VALUES ARE IN OHMS IS% AND 1/4 WATT UNLESS OTHER WISE SPECIFIED.
- 2. REF DESIGNATIONS ARE ABBREVIATED. PREFIX THE DESIGNATIONS WITH UNIT NO. AND ASSY DESIGNATION.

JN 7-8-71


P.C. Assembly 200006G1

P.C. Logic NAVSHIPS 0967 216 3010

Doc. No. 23-2618-11

	INPUT PINS	co. se	>	WAYEFORMS	DYNATRONICS TESTAGRAM
		63 •00			
				<u> </u>	
TEST PARAMETERS	P)	64 -Ci 65 -CI		7	
TEST PARAMETERS Voc 1 +4 75 S16 [G] ev -26.1 1.036 [- ev -26.1 1.		66 (3			
•v 12 0.x 1-		67 - C4 68 - C5		!	H
[-A D lances]-	<u> </u>	69 -06			
		70 +B0		radundunu	
		71 +BI			
ROW ASSOCIATION	3	72 -82			
1 — 2: +12V	=	73 +83 74 +84			
3 - 26 IV 4 - 17V 5 GRD		75 +85			
1	3	76 •B6			
9		77 •B	L	<u> </u>	
		78 +50			
-		79 +SI 80 +S2	4: :: : :	1 1	
OUTPUT PINS (TEST	T POINTS) SWITCH SETTING	+CO REF	•	iddaadaan.	minimunini
	A I I I I I I I I I I I I I I I I I I I	1111			
		 			
	A B		1:	1 1	1
		444	1 : 1 :	: :	
	B	++++	∄ :	$A = \{1, \dots, n\} \text{if } n = n\}$	
	A A A A A A A A A A A A A A A A A A A	++++		: :	1 1 2 3 3 3 4 4 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5
i	A	1111			
	A B		1: : : : :		
	A B	+++-	1: : : :	1 1 1	
	B A B	++++]: : : : :	1 1	in the second of
	A	 	1:	; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	
	A		<u> </u>		
	A			1 1 1	1 1
	A B A A B A B A B A B A B A B A B A B A	+++-] : :: : :	1 4	- : : : · · · · · · · · · · · · · · · ·
	A B	+	<u>-</u>	1 1	
	A	 			
	A B A 8			: : : : : : : : : : : : : : : : : : :	
COPYRIGHT 1971 GENER	AL DYNAMICS CORP. PRINTED IN U.S.A.	+BO REF			
NOTES:					
THIS TEST ADDITES DOWED ONLY					
THIS TEST APPLIES POWER ONLY. 200006G1 DOC NO. 23-2618-11					
2000001 DOC. NO. 23-2010-11					
TATE TO THE TATE OF THE TATE O					
COUT APPOL IN DATE 7- P-71					


P.C. Assembly 200006G1



P.C. Assembly 200051 G1


P.C. Logic

Doc. No. 23-2601-11




TEST LEGEND AS APPLICABLE,


- 1. ICT-PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.
- 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
- 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.
- 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.
- 5 -\-\- INDICATES UNTESTED INPUT/OUTPUT LINES



P.C. Assembly 200052 G1

P.C. Logic





CONT MEPO. 50

DATE 7-9-71


P.C. Assembly 200059G1


P. C. Logic NAVSHIPS 0967 216 3010

Doc. No. 23- 2614-11

Fig. 5-30


39







P.C. Assembly 200061G1


P.C. Logic NAVSHIPS 0967 216 0310 Doc. No. 23- 2606-11 Fig. 5-22





P.C. Assembly 200063G1







P.C. Assembly 200065G1

P.C. Logic NAVSHIPS 0967 216 3010

Fig. 5-40






<u> 3N</u>


P.C. Assembly 200067G1

P.C. Logic NAVSHIPS 0967 216 3020 Doc. No. 23- 2612-11 Fig. 5-28


46




Doc. No. 23-2612-11




P.C. Assembly 200069G1






P.C. Assembly 200069G1


P.C. Logic NAVSHIPS 0967 216 3310 Doc. No. 23-2610-22 Fig. 5-26




TEST LEGEND AS APPLICABLE:

- 1. ICT- PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.
- 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOWER PRINTERNAL POINTS WHICH PRINTERNAL POINTS
- THE LOGIC LOW LEVEL DURING TEST.
- 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.
- 5 -\-\-\- INDICATES UNTESTED INPUT/OUTPUT LINES.










3


P.C. Assembly 200073/G1


P.C. Logic Navships 09672163010 Fig. 5-15















P.C. Assembly 200079G1


P.C. Logic Navships 0967 216 3010

Doc. No. 23-2603-11

60

Fig. 5-18







P.C. Assembly 200082 G1

P. C. Logic

Doc. No. 23- 1405 -11








P.C. Assembly 200084G1

P.C. Logic NAVSHIPS 0967 216 3010 Doc. No. 23-2605-12

F i g . 5 - 2 1









Doc. No. 23-2605-22


P.C. Assembly 200086G1








70

6 6			Description of the property of			INPUT PINS	COL SIG	5	65.56 m sec	WAVEFORM	S	DYNATRONICS TESTAGR
		### 1	NOTES: 1. DENOTES INVEKTED SIGNAL. 200,000 DOC. NO. 22261511 2. ENCIRCLED OUTPUT PINS ARR "KEY" AND SHOULD BE CONO. CO. TESTED FIRST. 4. Not indicates not test. 1. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD.			i	63 •c	Ψ.			MAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	
1 1 1 1 1 1 1 1 1 1	6 2 7 7 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7 7 8 7		NOTES: 1. * DENOTES INVERTED SIGNAL 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE CO/NO-GO TESTED FIRST. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE CO/NO-GO TESTED FIRST. 3. INTERIOR SALE SERVICE AND SHOULD BE CO/NO-GO TESTED FIRST. 4. NI INDICATES NO TEST. 4. NI INDICATES NO TEST.				64 ·C1	1				
## 1.7	65 63		NOTES: 1. DENOTES INVERTED SIGNAL 2. ENCIRCLED OUTPUT PINS ARR "KEV" AND SHOULD BE 2. ENCIRCLED OUTPUT PINS ARR "KEV" AND SHOULD BE 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WANTED SIGNAL 4. NT INDICATES FROM CARD TO CARD. 4. NT INDICATES FROM CARD TO CARD. 4. NT INDICATES FROM CARD TO CARD.		TSST CARRACTERS	,	65 -02	ォ				
	60 10 10 10 10 10 10 10 10 10 10 10 10 10		NOTES: 1. DENOTES INVEKTED SIGNAL 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE CO/NO GO TESTED FIRST. 3. INDICATES NO TEST. 4. NT INDICATES NO TEST.		Ver A TE SIG GRO	 	100 100	_	· U · · · · · · · · · · · · · · · · · ·	U U		י ט ע
		103 104 105	NOTES: 1. DENOTES INVESTED SIGNAL. 2. ENCIRCLED OUTPUT PINS ARR "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3. INDICATES NO TEST. 4. NI INDICATES NO TEST.		+V +ISV LOAD -V		66 -C3	1	Li	U ;	, <u>r</u> i	
			NOTES: 1. DENOTES INVERTED SIGNAL 2. EXCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE 1. DENOTES INVERTED SIGNAL 2. EXCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE FIRST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD.	_	•V 12.CV CLK 16.39 m sec	1	67 -C4	4	The second second			<u> И на </u>
	10		NOTES: 1. DENOTES INVERTED SIGNAL. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE 1. THIS EDGE IS NOT SYNCHRONOUS WITH THE TIST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE 3. THIS EDGE VARIES FROM CARD TO CARD. 4. N. T. INDICATES NO TEST.	-	-V 12.0V ENT CLK +056		68 ·C	∌լ				i nin n
S S	10 50		NOTES: 1. DENOTES INVERTED SIGNAL. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE 1. THIS EDGE IS NOT SYNCHRONOUS WITH THE TIST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE 3. THIS EDGE VARIES FROM CARD TO CARD. 4. N. T. INDICATES NO TEST.			3	69 -C6	٠ħ٠		- 		
N W	1	SECONO CONTROL	NOTES: 1. DENOTES INVERTED SIGNAL. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE 1. DENOTES INVERTED SIGNAL. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THE	_ = 1					- ການການຕາມການການການການການການການການການການການການການກ	คอกตัดมาไทยการการการที่ 1		202520000000000000000000000000000000000
	72 60		NOTES: 1. DENOTES INVERTED SIGNAL 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE 1. DENOTES INVERTED SIGNAL 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEXT WAYERORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 4. NIT INDICATES NO TEST.	_								ը «Հասասանությանը սահարդարի այլ այլ և հարարարարի այլ անույթյան արագարան արարարարի այլ անույթյան արարարարի անու
1 1 1 1 1 1 1 1 1 1	73 -08	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NOTES: 1. * DENOTES INVERTED SIGNAL. 20008961 DOC. NO. 23:2415.11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO GO TESTED FIRST. 4. NT INDICATES NO TEST.	_	Bow Assignment	,	1	-1				
22	73	22 7 8 6 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NOTES: 1. * DENOTES INVERTED SIGNAL 20008901 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.		10 -C6		1/2 1-84	4				
22: 79 59 5 50 79 50	75	22 7 8 6 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NOTES: 1. * DENOTES INVERTED SIGNAL 20008901 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.		2 +v		/3 +B	3				
22' 79 50 70 195 TYST POWTS SWITCH PASK ITEST POWTS 10 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	No	22 7 8 6 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NOTES: 1. * DENOTES INVERTED SIGNAL 20008901 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.		3 ±V		74 +B4	4				<u></u>
722 75 66 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	No	22 7 8 6 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NOTES: 1. * DENOTES INVERTED SIGNAL 20008901 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.	-	5 GRO	19-	75 +B5	٥Ì		1 1 1	- · · · - · · · · · · · · · · · · · · ·	
722 75 66 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	77	22 7 8 6 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NOTES: 1. * DENOTES INVERTED SIGNAL 20008901 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.		7 -86	2-	76 +B6	٠ħ		1		
72	79	22 7 8 6 7 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	NOTES: 1. * DENOTES INVERTED SIGNAL 20008901 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.		8 -87 9 -50							• · · · · · · · · · · · · · · · · · · ·
70	79 55	Difference The property Pro	DATE: THE COLOR FOR PROJECT FOR PROJECT SINCE THE CONTROL OF THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF GO/NO-GO TESTED FIRST. 1. **DENOTES** 1. **DENOTES** 1. **DENOTES** 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE WAVEFORMS. THE LO	-					h'	' h	h	e i j
COLUMN PAGE (TEST POINTS SWITCH SETTING CO. REF LULUS DEBUNDA DE LUCAS D	Color WWW.M. W.	Survey First (VEST PONTS) Service Strate Cover UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUuuuuuuu	NOTES: 1. DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST. 4. NT INDICATES NO TEST.	!						——————————————————————————————————————		<u> </u>
COUPLY PAS CEST FONTS Section SETTING COUPLY COU	CO FEE	Output Pres (TEST PORTS) Secret SETTING Cope Uniform Cope Unif	NOTES: 1. DENOTES INVERTED SIGNAL. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST. 4. NT INDICATES NO TEST.	- 1				-			1 11 11 11 11	. ; ;; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.				80 +s2	_	the state of the state of	and the second second	1 1 1 1 1 1 1	the state of the s
A			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.		OUTPUT PINS (TEST POINTS)		+ CO REF	F	MMMMAMMAMMA	and and a strong and the strong and		
\$7			NOTES: 1. * DENOTES INVERTED SIGNAL. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.	i	24	A 1 2 3 B 4 MY 7	<u> </u>	1				D
A 1 1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			O A 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	}	5, 7	A 1 2 3 4	+	1				
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.			A 11 2 3 4 5 6 1 1 1	##	1				
		A	NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.		<u> </u>	A 1 2		_¦՝՝		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	,	
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23.2615.11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.	i		B 2 11	++	-1;-			1 :: 1 : 1 : 1 :	1 11 11 11
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23:2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.			8	\Box	4:	11.1	1 1 1 11 11 1		
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.			8	##	4.	13 1 1 11 11 1	grand and the second second		
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.			8		Ε.				
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.				+	₹`	Property and Property	• • • • • • • • • • • • • • • • • • •		
			COPYRIGHT BYLEGHRAN DYNAMICS CORP. PRINTED IN U.S.A. 1-30-347 DEFECTIVE PRINTED IN U.				11-	4				1 11 1
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23:2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.				##=	∄:		10 11 11		
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.			A	 -	_:		11 11 11 11 11 11		1 11 11 1
			NOTES: 1. * DENOTES INVERTED SIGNAL. 20008961 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST. 4. NT INDICATES NO TEST.				+-	-	1 1 1 1	1.1 (1.4)	1 11 11 11 11	1 11 11 11
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST. 4. NT INDICATES NO TEST.					7:	11 1 1 1 11 1		1 11 1 1 1 1 1 1 1 1	1 11 11 1
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.			8		1:	14 * 1 * 11 *	1. 1.	the state of the s	
	reference de la companya de la comp		NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.					₫.				
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 4. NT INDICATES NO TEST.				++-	┨,				
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.			<u> </u>	Η	Τ΄	a transfer of the second			
			NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.				11	1				1 11 11 1
	- - - - - - - - - - 		NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.					1:	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	11 11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1 11 1 1 1 1 1 1 1	1 1 1 1
	- - - - - - - - - - 		NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.			B	++-	4:	1 1 1 1 1	7 6 To 11 1	1 11 11 11 11 11	1 11 11
		COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. +80 REF WARRANDARANDARANDARANDARANDARANDARANDARA	NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.	_ i		B	#	4:		11 11 11 1		
		COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. +80 REF WARYAMAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA	NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G! DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.	-				1				1 11 11 1
COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U. S.A. +80 REF INGRADARDARDARDARDARDARDARDARDARDARDARDARDA			1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. GO/NO-GO TESTED FIRST. 1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 4. NT INDICATES NO TEST.		COPYRIGHT 1971 GENERAL	DYNAMICS CORP. PRINTED IN U.S.A.	+BO REF	. M		nnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnnn		mmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmmm
	and the first of the control of the		NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.			8	$\pm \pm$	Ⅎ.				
	- - - - - - - - - - 		NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.	\		B	++-	4:	1 1 1 1 1	$\begin{array}{cccccccccccccccccccccccccccccccccccc$; ;; ;; ;
		COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U. S. A. +80 REF TUTTUMUMUMUMUMUMUMUMUMUMUMUMUMUMUMUMUMU	NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.					4:		13 11 1		
		COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. +80 REF INDERNALIZATION CONTROL OF THE PRINTED IN U.	NOTES: 1. * DENOTES INVERTED SIGNAL. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 4. NT INDICATES NO TEST.	-	-			1		<u> </u>		111
COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. I+BO REF BAGGGGADAGGGGGGGGGGGGGGGGGGGGGGGGGGGGGG			1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 4. NT INDICATES NO TEST.	İ	COPYRIGHT 1971 GENERAL	DYNAMICS CORP. PRINTED IN U.S.A.	+BO REF	Im		nnnnnnnnnnnnnnnnnnnnn	nnnnmmnnnmmnnnmmnnnmm	www.www.www.www.www.ww.ww.ww.ww.ww.ww.w
			1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 4. NT INDICATES NO TEST.	= {	NOTEC .							
		MOTES .	200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 4. NT INDICATES NO TEST.	_ = _								
NOTES :	IN U. S. A. +BO REF TURKYINUMIKKIN YARANIKINANANIKANIK		200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 4. NT INDICATES NO TEST.		1.	* DENOTES INVER	RTED) {	SIGNAL.	3	THIS EDGE IS NOT SYN	ICHRONOUS WITH
NOTES :	IN U. S. A. +BO REF WUXUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU	_ ~	2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.							v		
NOTES : 1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH	IN U. S.A. +BO REF WASCANAN AND AND AND AND AND AND AND AND AND	1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH	GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.	20000001 200 110 110 110								
NOTES : 1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH TEST WAVEFORMS. THE LOCATION	IN U. S.A. -BO REF UNIVERSAL -BO REF	1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF	GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.	200089G1 DOC. NO. 23-2615-11	2.	ENCIRCLED OUTP	UT F	PIN	NS ARE "KEY"	AND SHOULD BE	THIS EDGE VARIES FROM	M CARD TO CARD.
NOTES : 1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH TEST WAVEFORMS. THE LOCATION	IN U. S.A. -BO REF UNIVERSAL -BO REF	1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF	4. NT INDICATES NO TEST.									
NOTES : 1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH TEST WAVEFORMS. THE LOCATION THE TEST WAVEFORMS. THE LOCATION THIS EDGE VARIES FROM CARD TO CARD.	INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF OUTPUT PINS ARE "KEY" AND SHOULD BE THIS EDGE VARIES FROM CARD TO CARD.	1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD.				GU/NU-GU IESII	ו עט	rir	NO1.			
NOTES : 1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH TEST WAVEFORMS. THE LOCATION THE TEST WAVEFORMS. THE LOCATION THIS EDGE VARIES FROM CARD TO CARD.	INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF OUTPUT PINS ARE "KEY" AND SHOULD BE THIS EDGE VARIES FROM CARD TO CARD.	1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD.										
NOTES : 1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH TEST WAVEFORMS. THE LOCATION THE TEST WAVEFORMS. THE LOCATION THIS EDGE VARIES FROM CARD TO CARD.	INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF OUTPUT PINS ARE "KEY" AND SHOULD BE THIS EDGE VARIES FROM CARD TO CARD.	1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD.								Л	NT INDICATES NO TEST	•
NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION THIS EDGE VARIES FROM CARD TO CARD	INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF OUTPUT PINS ARE "KEY" AND SHOULD BE TESTED FIRST.	1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF CONNO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD.	DATE							4.	INT INDICATES INC LEST	•
NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION THIS EDGE VARIES FROM CARD TO CARD	INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF OUTPUT PINS ARE "KEY" AND SHOULD BE TESTED FIRST.	1. * DENOTES INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF CONNO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD.	DATEDATE	DOTYT APPN								
NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION THIS EDGE VARIES FROM CARD TO CARD	INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF OUTPUT PINS ARE "KEY" AND SHOULD BE TESTED FIRST.	1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 4. NT INDICATES NO TEST.		DATE								
NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION THIS EDGE VARIES FROM CARD TO CARD	INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF OUTPUT PINS ARE "KEY" AND SHOULD BE TESTED FIRST.	1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 4. NT INDICATES NO TEST.									D.C. Assemble 000000	C 1
NOTES: 1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 4. NT INDICATES NO TEST.	INVERTED SIGNAL. 3 THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF OUTPUT PINS ARE "KEY" AND SHOULD BE TESTED FIRST. 4. NT INDICATES NO TEST.	1. * DENOTES INVERTED SIGNAL. 200089G1 DOC. NO. 23-2615-11 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST. 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD. 4. NT INDICATES NO TEST.	D.C. A								P L ASSAMBLY 7HHIXY	I — I











Doc. No. 23-2604-11




P.C. Assembly 200105G1 P.C. Logic NAVSHIPS 0967 216 3010

Fig. 5-62

Doc. No. 23-1409-12












Fig. 5 - 62





P. C. Assembly 200160G1














P.C. Logic A2





P.C. Assembly PL 1121/G

P.C. Logic A?










P.C. Assembly PL-1123

P.C. Logic TM 5895-543-35-13

Doc. No. 23-2403-12


	INPUT I		DL SIG	c4 %			IAVEFORMS			DYNATRONICS	
			53 -00		ບນນນ່ານ <u>ກ</u>	vevnovovo	ոստատու	ռոռուումո	سسنن	mmm	mmm
		6	4 -C1						山二		
	TEST PARAMETERS		-c2			á	1	i U	Ш		
Voc	-4.75V S16 4000 0		6 -C3								
"	00 NV Que 116_15		57 -C4				;		į į	ר -	
) E	-6.0V Q= -05C	1	68 +C5 59 -C6		· L					!	
	51		59 -C6 10 -80 i		and the second second	THE REPORT OF THE PROPERTY OF		יחחת מחחתם	. : n'n'a a a a		nnnnn
	49		0 -80 l	باقعة دانشة ثوافية فيديو خام حاجة الإي		عاصة لها عليها الله المناز المناز الله الله الله الله الله الله الله ال					
] _	TOO ASSOCIATE		2 -82	*	1.1						
10	-VCC		, , , , ,						j.		
	CONTROL OF CONTROL OF		4 -84			j.	1		+		
	According to the control of the cont		· so		in the second control of the second control			1 I			
	COMMAND TO THE COMMAND AND ADDRESS OF THE COMMAND AND ADDRESS OF THE COMMAND AND ADDRESS OF THE COMMAND ADDRESS OF		· · · · · · · · · · · · · · · · · · ·	ingan i sa i sa panangan ingan		# # # # # # # # # # # # # # # # # # #		• • • · · · · · · · · · · · · · · · · ·	· • · · · · · · · · · · · · · · · · · ·	and definition of the control of the desirement of the control of	
	-87 -90	7	77 -87		i • •		and a second	1 1			
•			· 90			1 1 2	*	4 4	11 :		
. 		7	18 -90 19 -31		_ # * # h	, , , , , , , , , , , , , , , , , , ,	*	il a	11 :		
•			no -52		t .	ii g v	и	4 4	4 4 1		
	TPUT PNS (TEST POATS) SWITCH	SETTING	CD ≈€ F			<u>utinningarinin</u>	nnnnn	mmmn	ก่านนาก		nvnvvi
	9 7 9	9 3 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	鬥	ــــا	000000	mmmi					
		4 6 8	44	กกกกับกก	unnnin			<u> </u>	100000		
		7	H					, ; , , , , , , , , , , , , , , , , , ,	1 : :		
	2 (AGR) D				إللا	ا الله الله			毋 ㅜ		
						 		; *************************************	1	· ——	
• • _	- B		\vdash \vdash \vdash	¥	, B	.1 (1)	-1 -1	91 91 91 91	:		
				9 3	. ž	ri d	ř	* 1	1 1		
1 -	A .			1 1	- B	» # # #	*	g 1	11 1 1		
1 F	4				. 8		4	4 9 4 0 9 11			
	4					1	4	लंब इ.स.			
	<i>I</i> *			H a 4	. H	: U	•	: " : 4			
[# a		7 4 4	4	1 4	11		_
	4						j.	를 됩	a 4 5		-
					, , , , , , , , , , , , , , , , , , ,			회 :1 -1 -1	i a si		
						9 :	;1 •1	회 대 대	d # 4		
-					. 11		a	ন । न । ।	1.4 1		
I -			ш		N H	# .	3	: si : gi	1 0 3		
I					» li	i ·	21 21	, d	. 4		
	1611			i in in in in de de					nnrai.	ili annun	nanánna
	WHICH IN OF FINE DYNAMES CORP PR	SERGERAL P. M	99 (E)	<u> </u>	<u> </u>	ال لذا البحق على فية الطاقية فيد عبلا من البيد الطاقلة ال	<u> </u>	ال المطافقية في شاريبة فيه يون بده. - المطافقية	البياة السار اشار السياة الاراد الس	راقبلا روز ها داند این باز سم	ط لبة ها با ساد ساما م
· Mo)TES:										
-	O E Bark Dis										
1.	* DENOTES INVI	erted signal	•			5.		VERAL SECO	NDS FO	r go/no-	GO
2	VCC LETTE TO	CIC CIIDDIV A	8 7 8 B B	CTED TO .	A 75W		INDICAT	TIONS.			
A-4(71-1123/G) DOC. NO. 23-2463-12 2.	VCC (+5E/T) LO	GIC SUPPLY A	الاولا	OILD IO *	~. // J∀•						
3.	THIS PROGRAM	IS FOR POLAR	INP	UT OPERAT	TION ONL	LY.					
	>OUTPUT PINS 6,										
	+6V TO GRD. A	LL OIMEK OU!	ar U	io and voi	۷ - تي ا د	TAN IO -OA).		en edistrica		ر سد	
								व श्री (स्त्री)		L. E. I.	Server Se
								v 384 - 77 7 ,			


Poc. No. 23-2403-12





P.C. Assembly PL-1123


P.C. Logic TM 5895-543-35-13











P.C. Assembly PL-1119/G

P.C. Logic TM 5895-543-35-15

S (TEST PORTS)	SWITC4 SETTING A 1: 2 3 4 5 8 2 111 10 9		63 -CO 64 -C1 - 65 -C2 66 -C 67 -C4 68 +C5 70 +B0 71 +81 72 +82 73 +83 74 +84 75 +86 77 +87 77 -90 79 +\$1 80 +\$2 +CO REF						nounon			
THE ST PLANTS)	SMTC4 SETTING		45 -C2 66 -C 67 -C4 68 +C5 70 +B0 71 +81 72 +B2 73 +B3 74 +B4 75 +B5 76 +B6 77 +B7 77 -90 79 +S1 80 +S2									
THE ST PLANTS)	SMTC4 SETTING		66 -C 67 -C4 68 +C5 69 -C6 70 +BC 71 +B1 72 +B2 73 +B3 74 +B4 75 +B6 76 +B6 77 +B7 77 -90 79 +S 80 +S2									
SSOURCHT STOCKENT	SMTC4 SETTING		67 -C4 68 +C5 69 -C6 70 +80 71 +81 72 +82 73 +83 74 +84 75 +86 77 +87 77 -90 79 +51									
SSOURCHT STOCKENT	SMTC4 SETTING		68 +C5 69 -C6 70 +80 71 +81 72 +82 73 +83 74 +84 75 +86 76 +86 77 +87 77 -50 79 +51 80 +52						מטיניטים			
SSOURCHT STREET PLANTS)	SMTC4 SETTING		70 +80 71 +81 72 +82 73 +83 74 +84 75 6 +86 77 +87 77 -50 79 +51						תיידיייייייייייייייייייייייייייייייייי			
G (TEST POATS)	SMTC4 SETTING		70 •80 71 •81 72 •82 73 •83 74 •84 75 •85 76 •86 77 •87 77. •90 79 •51 80 •52									
G (TEST POATS)	SMTC4 SETTING		71 +81 +72 +82 73 +83 1 74 +84 75 +65 76 +86 77 +87 77 -90 79 +51 80 +52									
G (TEST POATS)	SMTC4 SETTING		72 +82 173 +83 174 +894 175 +86 177 +87 177 -90 179 +51 80 +52									
G (TEST POATS)	SMTC4 SETTING		73 +83 1 74 +84 1 75 +86 1 76 +86 1 77 +87 1 77 -90 1 79 +51 1 80 +52									
S (TEST PORTS)	SMTC4 SETTING		74 +84 75 +86 76 +86 77 +87 77 -90 79 +51 80 +52									
S (TEST PORTS)	SMTC4 SETTING		75 +86 1 76 +86 1 77 +87 1 7730 1 79 +51 80 +52						!			
7			76 +96 1.77 +87 7730 79 +51 80 +52						!			
7			7730 79. +51 80. +52		:	1 1			:			
7			7730 79 +5i 80 +52	. ; !	· :	 					,	
7			79 +Si 80 +S2	:: 1	! : !	1 : 1	1 :					
7			80 +52	: :			•		1 1	: 1	•	
7			+CO REF			1 1	1 :		1.1	1 :	!	
7				reddad	לינה	doodda	ann an da ci				, , , , , , , , , , , , , , , , , , , ,	
i A	B [2 1 11 10 9	1 1 1 1 1	1 Th			. 	4		.cuppuu.	<u></u>	UUUUUU	mnnnu
	A B	╀┼┼┼	++-	· · · · · · · · · · · · · · · · · · ·	·'.	, -	:		::	- I !	:	
1-3		####		i -	: :	: 1	:	:	: :	•	:	
	B B B B B B B B B B B B B B B B B B B		++ - ;	1 1 1	,	1 1	t .	;	1 1	,	:	
		 	 	: :	:	7	: !	:	: :	1 1	;	
i A	A I I	 	<u> </u>	: :	:	1 ; !	1		; ;	į I	!	
		 	++++	; ;	:	1.1	:	:	1 .	1	:	
	B .		 	i :	:	: :		;	: :	1	:	
	~ 	 	###	1 1	:		: :	1	1 :	7. (•	
A		 	 	; ; ;	;	1 1 1	1 :	1	: ;	1		
A			 		,	1 h i		;		!	;	
		 	+		;	i 1	1 :	ì				
											:	
A			###		, -	11 1	1 :					•
I A			111:	!		1 1	i					
A B	A B	<u> </u>			•	11 1						
A											t	
A			1					:	i i	\$ · !		
			111	1			; ; ;	} ⁻	: :	i [
		A B B A A B B A A B B A A B B A A B B A A B B A A B B A A B B A A A B B A A A B B A A A B B A A A B B A A A B B A A A B B A A A B B A A A B B A A A B B A A A B B A A A B B A A A B B A A A B B A A A B B B A A A B B B A A A B B B A A A B B B A A A B B B B A A A B	A A B A A A A A A A A A A A A A A A A A	A A B B A A A B B A A B B A A B B B A A B B B A A B B B A A B B B A A B B B B A A B B B B A A B B B B B A A B B B B B A A B B B B B A A B B B B B A A B B B B B B A A B	A B B B B B B B B B B B B B B B B B B B	A B B B B B B B B B B B B B B B B B B B	A B B B B B B B B B B B B B B B B B B B	A B B B B B B B B B B B B B B B B B B B	A B B B B B B B B B B B B B B B B B B B	A B B B B B B B B B B B B B B B B B B B	A B B B B B B B B B B B B B B B B B B B	A

END 02-05-83

DATE





