

## TECHNICAL BULLETIN

No. TB 11-6600-252-10-7

HEADQUARTERS  
DEPARTMENT OF THE ARMY  
Washington, DC, 15 January 1979

## SUPPLEMENTARY OPERATING INSTRUCTIONS

TEST SET, INTEGRATED CIRCUIT CARD

TESTERS AN/USM-371 AND AN/USM-371A

PRINTED CIRCUIT CARD TEST PROGRAMS FOR  
SYNCHRONIZER, ELECTRICAL SN-394(V)/G  
(CARDS A-1 THROUGH A-6) AND FOR  
ROUTING SET, TELETYPEWRITER AN/FGC-73(V)  
(CARDS 200000G1 THROUGH 200160G1)

## REPORTING OF ERRORS

You can improve this bulletin by recommending improvements using DA Form 2028-2. Fill out the form and forward it to the Commander, US Army Communications and Electronics Materiel Readiness Command, ATTN: DRSEL-ME-MQ, Fort Monmouth, NJ 07703.

A reply will be furnished directly to you.

1. Purpose. This technical bulletin provides supplementary instructions in the form of test programs and associated data for troubleshooting printed circuit cards A-1 through A-6 of Synchronizer, Electrical SN-394(V)/G and printed circuit cards 200000G1 through 200160G1 of Routing Set, Teletypewriter AN/FGC-73(V), using Test Set, Integrated Circuit Card Tester AN/USM-371 and AN/USM-371A.

## NOTE:

Nomenclature  
AN/USM-371  
AN/USM-371A

Model Number  
Model ICT-102  
Model ICT-103

2. Test Procedures. Refer to the general instructions to become familiar with the basic data required for troubleshooting the faulty printed circuit card. Locate the schematic diagram and test data that pertain to the faulty card. Operate the test set to isolate the fault as described in the operating procedures.

*Dynatronics Products*

**PC CARD TEST PROGRAMS**  
for the  
**MODEL ICT - 102 and ICT - 103**  
**PRINTED CIRCUIT CARD TESTER**

**PROGRAM MANUAL**

**INTEGRATED CIRCUIT CARD TEST SET**  
AN/USM-37 1 and AN/USM-37 1A  
used for  
**AUTODIN PC CARDS**  
200000G1 through PL-1119/G A-6 (SN-394)

**GENERAL DYNAMICS**  
*Electro Dynamic Division*

**LIST OF EFFECTIVE PAGES**

TOTAL NUMBER OF PAGES IS 105 AS FOLLOWS:

<i>Page No.</i>	<i>Issue</i>	<i>Page No.</i>	<i>Issue</i>	<i>Page No.</i>	<i>Issue</i>	<i>PageNo.</i>	<i>Issue</i>
Title .....	Original						
A .....	Original						
i through iii/iv .....	Original						
1 through 99 .....	Original						

! The asterisk indicates pages revised, added or deleted by the current change

## TABLE OF CONTENTS

	Page
General Description .....	1
Card Tester Schematic or Logic Diagram Markings .....	2
Card Tester Waveform Markings .....	3
Model ICT-102 Operating Procedures .....	3
Model ICT-103 Operating Procedures .....	6
Special Considerations	
Jumpers .....	8
+5V EXT Power Supply Adjustment .....	8
Printed Circuit Card Adapters .....	10
Printed Circuit Card Adapter MX-9089/USM-371 .....	11
Printed Circuit Card Adapter MX-9090/USM-371 .....	12
Printed Circuit Card Adapter MX-9091/USM-371 .....	13
Printed Circuit Card Adapter MX-9092/USM-371 .....	14
Printed Circuit Card Adapter MX-9093/USM-371 .....	15
Printed Circuit Card Adapter MX-9094/USM-371 .....	16
Printed Circuit Card Adapter MX-9095/USM-371 .....	17
Printed Circuit Card Adapter MX-9096/USM-371 .....	18
Printed Circuit Card Adapter MX-9097/USM-371 .....	19
Printed Circuit Card Assembly Numbers .....	20, 99
200000G1 .....	20,21
20000LG1 .....	22,23
200002G1 .....	24,25
200003G1 .....	26,27

## TABLE OF CONTENTS (CONT'D)

	Page
200004G1 .....	28,29
200005G1 .....	30,31
200006G1 .....	32,33
200051G1 .....	34,35
20005261 .....	36,37
200059G1 .....	38,39
200061G1 .....	40,41
20006361 .....	42,43
20006561 .....	44,45
200067G1 .....	46,47
20006961 .....	48,49,50,51
200071G1 .....	52,53
200073G1 .....	54,55
20007561 .....	56,57
20007761 .....	58,59
200079G1 .....	60,61
20008261 .....	62,63
200084G1 .....	64,65,66,67
200086G1 .....	68,69
200089G1 .....	70,71
200093G1 .....	72,73
200095G1 .....	74,75
200105G1 .....	76,77,78,79

TABLE OF CONTENTS (CONT'D)

	Page
200160G .....	80,81
PL-1120/G A-1 (SN-394) .....	82,83
PL-1121/G A-2 (SN-394) .....	84,85,86,87
PL-1122/G A-3 (SN-394) .....	88,89
FL-1123/G A-4 (SN-394) .....	90,91,52,93
PL-1124/G A-5 (SN-394) .....	94,95,96,97
PL-1119/G A-6 (SN-394) .....	38,99

LIST OF ILLUSTRATIONS

Figure		Page
1	Printed Circuit Card Testers (100 Series) .....	1
2	Model ICT-102 Waveform Sheet Example .....	4
3	Model ICT-103 Waveform Sheet Example .....	6
4	Typical RC Network .....	9
5	Voltage Tolerance Versus Time Delay Chart .....	9
6	Printed Circuit Card Adapter MX-9089/USM-371 .....	
	(23 Pin Anelex)	
7	Printed Circuit Card Adapter MX-9090/USM-371 .....	12
	(44/48 Pin Anelex)	
8	Printed Circuit Card Adapter MX-9091/USM-371 .....	13
	(22 Pin SN-394 Red)	
9	Printed Circuit Card Adapter MX-9092/USM-371 .....	14
	(26 Pin SN-394 Black)	
10	Printed Circuit Card Adapter MX-9093/USM-371 .....	15
	(22 Pin MD-674)	
11	Printed Circuit Card Adapter MX-9094/USM-371 .....	16
	(43/86 Pin FGC)	
12	Printed Circuit Card Adapter MX-9095/USM-371 .....	17
	(60 Pin TCU)	
13	Printed Circuit Card Adapter MX-9096/USM-371 .....	18
	(46 Pin GDE)	
14	Printed Circuit Card Adapter MX-9097/USM-371 .....	19
	(25 Pin FGC)	

**LIST OF TABLES**

Table		Page
1	Printed Circuit Card Adapters . . . . .	10
2	Printed Circuit Card Adapter MX-9089/USM-371 . . . . . Pin Cross Reference	11
3	Printed Circuit Card Adapter MX-9090/USM-371 . . . . . Pin Cross Reference	12
4	Printed Circuit Card Adapter MX-9091/USM-371 . . . . . Pin Cross Reference	13
5	Printed Circuit Card Adapter MX-9092/USM-371 . . . . . Pin Cross Reference	14
6	Printed Circuit Card Adapter MX-9093/USM-371 . . . . . Pin Cross Reference	15
7	Printed Circuit Card Adapter MX-9094/USM-371 . . . . . Pin Cross Reference	16
8	Printed Circuit Card Adapter MX-9095/USM-371 . . . . . Pin Cross Reference	17
9	Printed Circuit Card Adapter MX-9096/USM-371 . . . . . Pin Cross Reference	18
10	Printed Circuit Card Adapter MX-9097/USM-371 . . . . . Pin Cross Reference	19


Dynatronics Printed Circuit Card tester models ICT-102 and ET-103 provide the capability for dynamically testing virtually any logic family on a visual basis. Punched Hollerith cards contain individual programs which eliminate elaborate test hook-ups normally found during testing operations. No external test equipment is necessary because complete dynamic tests are performed by the Card Tester each time an individual program card is inserted into the card reader. All conditions (signal generation, power distribution, grounding, loading, test rates, etc.) are controlled by the program card and all circuits are fully tested by following a simple set of instructions and observing the GO/NO-GO and FAULT indicator lamps on the front panel. These instructions are provided in the following paragraphs.

Differences in the two models (ICT-102 and ICT-103) are illustrated in figure 1. Basically the card testers function alike with the main differences being in operator switch setting procedures. The model ICT-102 Card Tester uses rotary switches for selecting circuit under test output signal GO/NO-GO test parameters whereas the model ICT-103 Card Tester features pushbuttons in place of the rotary switches. Individual card test documentation provided in this manual can be used for either model Card Tester.



-9618

MODEL ICT-102 CARD TESTER



-9682

MODEL ICT-103 CARD TESTER

Figure 1. Printed Circuit Card Testers (100 Series)

### CARD TESTER SCHEMATIC OR LOGIC DIAGRAM MARKINGS

Each schematic or logic diagram associated with individual programmed cards are marked such that pertinent information related to signal routing, power distribution, and other test requirements are readily available to the test technician. Markings and symbols normally found on schematic or logic diagrams are listed below:

- a. Parenthesis - Used to enclose test information such as pin numbers and test signals generated by the card tester and routed to the card-under-test via the card reader, i.e., (4) indicates that this pin connects to the card tester CARD IN TEST connector, pin 4; (+C0) indicates that test signal +CO is connected to the card-under-test via the card reader.
- b. Symbol (H) - Placed adjacent to schematic wiring which remain at a high logic level throughout the test. A high logic level is defined as the upper level of the signal voltage levels.
- c. Symbol (L) - Placed adjacent to schematic wiring which remain at a low logic level throughout the test. A low logic level is defined as the lower level of the signal voltage levels.

#### Note

All points not labeled (H) or (L) are dynamic i.e., are switching during the test.

d. -/-/-/-/-/-/-/-/-/- - This symbol indicates input or output lines which are not tested by the card tester test program. On cards which are tested by two programs, the symbol indicates that the input or output line is not tested by either program.

e. (GRD) Symbol - Indicates that DC power ground from the card tester is applied to the card-under-test at this point.

f. (+Vcc) Symbol - Independent +5 20.5 volt power supply internal to the card tester used for supplying +Vcc to the card-under-test via the card test program. This power supply, +5 EXT, is adjusted from the rear panel of the card tester.

g. -+V, +V, -V Symbols - These symbols indicate which of the three programmable power supplies are connected to the card-under-test. The output voltage values for the programmable power supplies are located on the waveform sheet in the TEST PARAMETERS table.

h. (NC) Symbol - Indicates that there is no connection made between the referenced point on the card-under-test and the card tester.

These markings are located on the schematic drawings where applicable and are defined in the TEST LEGEND contained on each schematic. Definitions for the above markings apply to both the ICT-102 and ICT-103 Card Testers.



### CARD TESTER WAVEFORM MARKINGS

Several symbols are used on the waveform charts to indicate special procedures required while testing a particular printed circuit card. These symbols and/or special instructions are located in the notes at the bottom of each waveform chart. Before proceeding with any test it is required that the notes be read and special instructions be carried out. For example, the notes may indicate that the Card Tester +5 volt external power supply be adjusted to +4.5 volts prior to testing the printed circuit card in question. In this case the printed circuit card could be damaged if the power supply had been adjusted to +5.5 volts for the preceding test. Typical notes and symbols are described below:

- a. Asterisk \* Symbol - This symbol when placed adjacent to a pin number (either input or output pin) on the waveform chart indicates that the signal on that pin is inverted with respect to the waveform shown. Typically these symbols are located in the INPUT PINS and OUTPUT PINS columns of the waveform chart.
- b. # Symbol - Indicates that no further edges are present in the output signal under test and the output is tested according to the steps for the model of Card Tester in use.
- c. Encircled Output Pins - Encircled output pins are the more significant outputs that when tested check the majority of the circuits on the card-under-test. These output pins should be tested first to determine the general status of the card being tested. For example, when testing a multiple stage shift register with individual stages brought out on pins, the last stage of the shift register would be encircled and tested before the individual stages were tested. In this manner it is determined that the card is functionally operational after checking a single output pin.

### MODEL ICT-102 OPERATING PROCEDURES

Following is the step-by-step procedure for performing dynamic test analysis on printed circuit cards programmed for the model ICT 102 Card Tester. These instructions pertain to all printed circuit cards; specific instructions peculiar to individual printed circuit cards undergoing tests are listed as notes on the appropriate waveform sheet. Waveform sheets for individual printed circuit cards are contained in this volume. Before proceeding with any test, the operator must read the notes contained on the waveform sheet and follow any specific instructions first. In addition the necessary card adapters, card extender cables, and programmable load boards should be inserted in the Card Tester to accommodate the card to be tested. The steps listed below provide the necessary information for successful diagnostic testing of all printed circuit cards programmed for testing with the ICT-102.

- a. Refer to the appropriate card under test schematic or logic diagram and corresponding waveform sheet. On the waveform sheet, locate the notes and follow the instructions pertinent to the operator. Typically, the notes are located along the bottom edge of the waveform sheet.
- b. Insert the PC card adapter and/or extender cable (if required) into the CARD IN TEST connector on the front panel of the Card Tester.
- c. Insert the printed circuit card to be tested into the card adapter with the component side facing up.
- d. Locate the corresponding card under test program card and insert it into the card reader slot as depicted on the front panel of the Card Tester. Push the programcard into the card reader slot until there is a noticeable resistance felt against the test card. Move the card reader handle clockwise until it is in the full closed position.




Figure 2. Model ICT-102 Waveform Sheet Example

Note

When initially energized, the Card Tester INPUT FAULT indicator is illuminated. Resetting the Card Tester should clear the INPUT FAULT indicator. If the INPUT FAULT indicator is not extinguished after resetting the Card Tester, a true input fault is present in the card-under-test and should be corrected before continuing.

e. Select the output pin to be tested on the front panel IN/OUT SELECTOR switches (S2 and S3). Figure 2 shows a typical example of an output pin (pin 16) and its location on the waveform chart.

f. Set WAVEFORM TEST switch A to the first number shown under the SWITCH SETTING heading which corresponds to the selected output pin on the waveform chart. As shown in figure 2, the number 1 would be selected by switch A.

g. Place WAVEFORM TEST switch B to the first number adjacent to SWITCH SETTING B which corresponds to the selected output pin.

h. Observe the three TEST indicators on the front panel and determine the outcome of the circuit being tested. The two possible indications are explained below:

1. GO indicator lights green - circuit being tested checks good for this measurement and the operator should continue with the next step.

2. NO-GO indicator lights red - circuit being tested does not meet the output requirements for the programmed test. Recheck the switch settings to ensure that there has been no operator error and then make the necessary notations on the card in test paper work for follow-up maintenance.

i. Place WAVEFORM TEST switches A and B to the next pair of SWITCH SETTINGS, shown on the waveform chart, and observe the TEST indicators as in the previous step. Continue this procedure until all settings for a given OutPut pin have been carried out and all test indications have been GO.

Note

A # symbol in the last "B" switch setting position indicates that a NO-GO indication should be observed for all "B" switch settings (1 through 12). A GO indication in any of these positions indicates a malfunction (more edges than required).

j. Change both IN/OUT SELECTOR switches to the next output pin number located on the waveform chart either adjacent to the output just tested or, if there is no adjacent number, to the next output pin number directly below the output pin just tested.

k. Place WAVEFORM TEST switches A and B to each pair of corresponding SWITCH SETTING numbers. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO. Repeat

steps (j.) and (k.) until all output pins and corresponding SWITCH SETTINGS have been tested.

1. Rotate the card reader handle counter-clockwise to the full open position, remove the program card from the card reader slot and insert the test card into the appropriate plastic card holder.

m. Determine whether or not the card under test requires additional testing using another program test card. If additional testing is required, repeat steps (a.) through (m.) for the additional test (s). If no further testing is required, remove the tested printed circuit card from the card adapter.

**MODEL ICT-103 OPERATING PROCEDURES**

Following is the step-by-step procedure for performing dynamic test analysis on printed circuit cards programmed for the model ICT-103 Card Tester. These instructions pertain to all printed circuit cards: specific instructions peculiar to individual printed circuit cards undergoing tests are listed as notes on the appropriate waveform sheet. Waveform sheets for individual printed circuit cards are contained in this volume. Before proceeding with any test, the operator must read the notes contained on the waveform sheet and follow any specific instructions first. In addition the necessary card adapters, card extender cables, and programmable load boards should be inserted in the Card Tester to accommodate the card to be tested. The steps listed below provide the necessary information for successful diagnostic testing of all printed circuit cards programmed for testing with the ICT-103.

a. Refer to the appropriate card under test schematic or logic diagram and corresponding waveform sheet. On the waveform sheet, locate the notes and follow the instructions pertinent to the operator. Test notes are normally located along the bottom edge of the waveform sheet.

b. Insert the PC card adapter and/or extender cable (if required) into the CARD IN TEST connector on the front panel of the Card Tester.

c. Insert the printed circuit card to be tested into the card adapter with the component side facing up.

d. Locate the corresponding card-under-test program card and insert it into the card reader slot as depicted on the front panel of the Card Tester. Push the program card into the card reader slot until there is a noticeable resistance felt against the test card. Move the card reader handle clockwise until it is in the full closed position.




Figure 3. Model ICT-103 Waveform Sheet Example

Note

If the INPUT FAULT indicator is lit, press the RESET switch. If the INPUT FAULT indicator is not extinguished after resetting the Card Tester, a true input fault is present in the card-under-test and should be corrected before continuing.

e. Select the output pin to be tested on the front panel IN/OUT SELECTOR switches (S2 and S3). Figure 3 shows a typical example of an output pin (pin 16) and its location on the waveform chart.

f. WAVEFORM TEST "A" display should read 0 (left digit blank). If the "A" display does not read zero, press the reset switch/indicator.

g. Press the WAVEFORM TEST "B" switch corresponding to the first number adjacent to SWITCH SETTING B (figure 3) which corresponds to the selected output pin (switch number 7 in this example). WAVEFORM TEST display "A" changes to (01).

h. Observe the three TEST indicators on the front panel and determine the outcome of the circuit being tested. The two possible indications are explained below:

1. GO indicator lights green - circuit being tested checks good for this measurement and the operator should continue with the next step.

2. NO-GO indicator lights red - circuit being tested does not meet the output requirements for the programmed test. Recheck the switch settings to ensure that there has been no operator error and then make the necessary notations on the card in test paper work for follow-up maintenance.

i. Press WAVEFORM TEST switch B which corresponds to the next B SWITCH SETTING, shown on the waveform chart, and observe the TEST indicators as in the previous step. Each time a B switch is pressed the A display is incremented one count. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO.

j. Change both IN/OUT SELECTOR switches to the next output pin number located on the waveform chart either adjacent to the output just tested or, if there is no adjacent number, to the next output pin number directly below the output pin just tested.

Note

A # symbol in the last "B" switch setting position indicates that a GO test result should occur after "B" switch "#" is depressed. If a NO-GO indication is observed after pressing "B" switch "#", the circuit being tested has malfunctioned.

k. Press WAVEFORM TEST switch B for each pair of corresponding SWITCH SETTING numbers. Continue this procedure until all settings for a given output pin have been carried out and all test indications have been GO, Repeat steps (j.) and (k.) until all output pins and corresponding SWITCH SETTINGS have been tested.

## SPECIAL CONSIDERATIONS

l. Rotate the card reader handle counter-clockwise to the full open position, remove the program card from the card reader slot and insert the test card into the appropriate plastic card holder.

m. Determine whether or not the card under test requires additional testing using another program test card. If additional testing is required, repeat steps (a.) through (m.) for the additional test (s). If no further testing is required, remove the tested printed circuit card from the card adapter.

## Note

In some instances, the GO/NO-GO test documentation may skip "A" display counts to enable the operator to ignore "don't care" transitions in the waveform under test. For example, consider the following:

A	1	2	3	4	5	6	7
B	6	9	NT	NT	3	6	10

Where NT = NO TEST

The operator would press the "B" switches in the following sequence: B-6 (A=1), B-9 (A=2), B-3 three times (steps A to count 5) B-6 (A=6), B-10 (A=7).

## JUMPERS

Jumpers are required occasionally while performing tests on printed circuit cards for bypassing passive components or otherwise routing DC voltages within the card-under-test. These jumpers should be carefully placed on the card-under-test prior to inserting the program card (energizing the Card Tester) into the Card Tester and should be checked to ensure proper placement. Information concerning placement of jumpers is located in the notes at the bottom of the appropriate waveform test diagram and on the schematics or logic diagrams.

## +5V EXT POWER SUPPLY ADJUSTMENT

Four power supply output voltages are available in the Card Tester which can be applied to the card-under-test. Three of these power supplies are controlled by the program test card and the fourth, the +5 Volt EXT power supply, is adjusted by the operator according to the individual test programs. When adjusting the +5V EXT power supply to accommodate different printed circuit card families, care should be taken to adjust the output voltage within  $\pm 100$  millivolts of the recommended voltage. Exceeding the 100 millivolt tolerance can cause erroneous readings on the Card Tester GO/NO-GO indicators, as described below.

Erroneous readings caused by maladjusted power supply voltages is normally due to the RC timing circuits present on many cards. A large voltage variation in either direction will cause a significant change in the duration of the timed interval, and may result in an erroneous "B" switch count. This phenomena is illustrated in Figure 4, along with the timing variations imposed by the tolerances on the resistor and capacitor values. The curves were generated for the circuit shown in figure 4. The switching threshold of gate Y was found




Figure 4. Typical RC Network

to remain nearly constant at approximately 2.0 volts as the supply voltage was varied from 4.50 to 5.00 volts.

It is seen Figure 5 that with  $V_{cc} = 4.75$  and nominal RC values, Gate Y will switch 1.68 usec after the output of Gate X goes to the high state. With  $V_{CC} = 5.00$  and the resistor and capacitor values at the low end of the tolerance range, Gate Y will delay 1.43 usec before switching. With  $V_{cc} = 4.50$  and the timing components at the high end of the tolerance range, Gate Y will delay 2.05 usec before switching. Thus, it is seen that for curves A and B, a "B" switch count of 2 would be obtained: while an erroneous "B" switch count of 3 would be obtained for the conditions represented by curve C.




Figure 5. Voltage Tolerance Versus Time Delay Chart

For cases where the time delay circuit is isolated from other circuitry it **would usually** be possible to program around the problem discussed above. However **on many** cards, several timing circuits operate in series such that while one programming technique may provide a wide margin of safety for one circuit in the series, it may reduce the margin of safety for another timing circuit in the series. Therefore it is desirable to reduce the magnitude of error of the controllable variables such as supply voltage which determine the duration of the timed intervals.

Note

The above conditions also affect the pulse duration of slivers (spikes) noted in some program waveforms. These spikes are not tested by the Card Tester (too narrow for detection) and are not critical with respect to the logic circuit operation. In most cases the spikes are less than 10 nanoseconds in duration and in some cases are hardly discernable from one Card Tester to the next.

PRINTED CIRCUIT CARD ADAPTERS

Several printed circuit card adapters are available to interconnect between the Card Tester and various printed circuit card families contained in this manual. Following is a cross-reference table of the individual card adapters and associated printed circuit card family, Pin number cross-reference and card adapter identification for individual PC card adapters are provided in the following tables and illustrations.

Table 1. Printed Circuit Card Adapters

DYNATRONS PART NO.	MILITARY NOMENCLATURE	ADAPTS CARD TESTER TO:
12-890051	MX-9089/USM-371.	23 Pin Anelex
12-890052	MX-9090/USM-371.	44/88 Pin Anelex
12-890053	MX-9091/USM-371	22 Pin SN-394 (RED)
12-890054	MX-9092/USM-371.	26 Pin SN-394 (BLACK)
12-890056	MX-9093/USM-371.	22 Pin MD-674
12-890059	MX-9094/USM-371.	43/86 Pin FGC
12-890055	MX-9095/USM-371.	60 Pin TCU
12-890050	MX-9096/USM-371.	46 Pin GDE
12-890058	MX-9097/USM-371.	25 Pin FGC



PRINTED CIRCUIT CARD ADAPTERS MK-9089/USM-371

Table 2. Printed Circuit Card Adapter MX-9089/USM-371  
Pin Cross reference

ADAPTER MX-9089/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9089/USM-371	CARD TESTER PIN NUMBER
1	46	12	35
2	45	13	34
3	44	14	33
4	43	15	32
5	42	16	31
6	41	17	30
7	40	18	29
8	39	19	28
9	38	20	27
10	37	21	26
11	36	22	25
		23	24




Figure 6. Printed Circuit Card Adapter MX-9089/USM-371  
(23 Pin Anelex)

PRINTED CIRCUIT CARD ADAPTERS MX-9090/USM-371

Table 3. Printed Circuit Board Adapter MX-9090/USM-371  
Pin Cross Reference

ADAPTER MX-9090/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9090/USM-371	CARD TESTER PIN NUMBER
1	55	23	36
2	53	24	34
3	51	25	32
4	49	26	30
5	47	27	28
6	45	28	26
7	43	29	24
8	41	30	22
9	39	31	20
10	37	32	18
11	35	33	16
12	33	34	14
13	31	35	12
14	29	36	10
15	52	37	8
16	50	38	6
17	48	39	4
18	46	40	2
19	44	41	54
20	42	42	
21	40	43	56
22	38	44	





Figure 7. printed Circuit Card Adapter MX-9090/USM-371  
(44/88 Pin Anelex)

Table 4. Printed Circuit Card Adapter MX-9091/USM-371  
Pin Cross References

ADAPTER MX-9091/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9091/USM-371	CARD TESTER PIN NUMBER
1	22	12	11
2	21	13	10
3	20	14	9
4	19	15	8
5	18	16	7
6	17	17	6
7	16	18	5
8	15	19	4
9	14	20	3
10	13	21	2
11	12	22	1



9674

Figure 8, Printed Circuit Card Adapter MX-9091/USM-371  
22 Pin SN-394 (Red)

PRINTED CIRCUIT CARD ADAPTERS MX-9092/USM-371

Table 5. Print Circuit Card Adapter MX-9092/USM-371  
Pin Cross Reference

ADAPTER MX-9092/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9092/USM-371	CARD TESTER PIN NUMBER
1	52	29	26
2	51	30	25
3	50	31	24
4	49	32	23
5	48	33	22
6	47	34	21
7	46	35	20
8	45	36	19
9	44	37	18
10	43	38	17
11	42	39	16
12	41	40	15
13	40	41	14
14	39	42	13
15	38	43	12
16	37	44	11
17	36	45	10
18	35	46	9
19	34	47	8
20	33	48	7
21	32	49	6
22	31	50	5
23	30	51	4
24	29	52	3
25	28	53	2
26	27	54	1




Figure 9. Printed Circuit Card Adapter MX-9092/USM-371  
26 Pin SN-394 (Black)

PRINTED CIRCUIT CARD ADAPTERS MX-9093/USM-371

Table 6. Printed Circuit Card Adapter MX-9093/USM-371  
Pin Cross Reference

ADAPTER MX-9093/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9093/USM-371	CARD TESTER PIN NUMBER
A	1	N	12
B	2	P	13
C	3	R	14
D	4	S	15
E	5	T	16
F	6	U	17
H	7	V	18
J	8	W	19
K	9	X	20
L	10	Y	21
M	11	Z	22

#G, I, O, Q - omitted




Figure 10. Printed Circuit Card Adapter MX-9093/USM-371  
22 Pin MD-674

PRINTED CIRCUIT CARD ADAPTERS MX-9094/USM-371

Table 7. Printed Circuit Card Adapter MX-9094/USM-371  
Pin Cross Reference

ADAPTER MX-9094/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9094/USM-371	CARD TESTER PIN NUMBER
1	1	45	23
3	2	47	24
5	3	49	25
7	4	51	26
9	5	53	27
11	6	55	28
13	7	57	29
15	8	59	30
17	9	61	31
19	10	63	32
21	11	65	33
23	12	67	34
25	13	69	35
27	14	71	36
29	15	73	37
31	16	75	38
33	17	77	39
35	18	79	40
37	19	81	41
39	20	83	42
41	21	85	43
43	22		





Figure 11. Printed Circuit Card Adapter MX-9094/USM-371  
43/86 Pin FGC

Table 8. Printed Circuit Card Adapter MX-9095/USM-371  
Pin Cross Reference

ADAPTER MX-9095/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9095/USM-371	CARD TESTER PIN NUMBER
1	56	31	54 (+5V)
2	51	32	No connection
3	No connection	33	55
4	49	34	53
5	47	35	52
6	45	36	50
7	43	37	48
8	41	38	46
9	39	39	44
10	37	40	42
11	35	41	40
12	33	42	38
13	31	43	36
14	29	44	34
15	27	45	32
16	25	46	30
17	23	47	28
18	21	48	26
19	19	49	24
20	17	50	22
21	15	51	20
22	13	52	18
23	11	53	16
24	9	54	14
25	7	55	12
26	5	56	10
27	3	57	8
28	No connection	58	6
29	No connection	59	4
30	1	60	2



.9678

Figure 12. Printed Circuit Card Adapter MX-9095/USM-371  
60 Pin TCU

PRINTED CIRCUIT CARD ADAPTERS MX-9096/USM-371

Printed Circuit Card Adapter MX-9096/USM-371  
Pin Cross Reference

ADAPTER MX-9096/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9096/USM-371	CARD TESTER PIN NUMBER
*1	55	A	56 (GRD.)
*2	53	B	54(+4.75V)
3	51	C	52
4	49	D	50
5	47	E	48
6	45	F	46
7	43	H	44
8	41	J	42
9	39	K	40
10	37	L	38
11	35	M	36
12	33	N	34
13	31	P	32
14	29	R	30
15	27	S	28
16	25	T	26
17	23	U	24
18	21	V	22
19	19	W	20
20	17	X	18
21	15	Y	16
22	13	Z	14
23	11	AA	12

\* If these pins are Power/GRD they are tied to +4.5V/GRD on Autodin Card itself.




Figure 13. Printed Circuit Card Adapter MX-9096/USM-371  
46 Pin GDE



PRINTED CIRCUIT CARD ADAPTERS MX-9097/USM-371

Table 10. Printed Circuit Card Adapter MX-9097/USM-371  
Pin Cross Reference

ADAPTER MX-9097/USM-371	CARD TESTER PIN NUMBER	ADAPTER MX-9097/USM-371	CARD TESTER PIN NUMBER
1	25	13	13
2	24	14	12
3	23	15	11
4	22	16	10
5	21	17	9
6	20	18	8
7	19	19	7
8	18	20	6
9	17	21	5
10	16	22	4
11	15	23	3
12	14	24	2
		25	1





Figure 14. Printed Circuit Card Adapter MX-9097/USM-371  
25 Pin FGC



NOTES:  
 1-ALL RESISTANCE VALUES ARE IN OHMS ± 5% & 1/4 WATT UNLESS OTHERWISE SPECIFIED.  
 2-REF DESIGNATIONS ARE ABBREVIATED. PREFIX THE DESIGNATIONS WITH UNIT NO. & ASSY DESIGNATION.

TEST LEGEND AS APPLICABLE:  
 1. ICT-----PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.  
 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.  
 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.  
 4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e. ARE SWITCHING DURING TEST  
 5. -\-\- INDICATES UNTESTED INPUT/OUTPUT LINES

JN 7-8-71

TEST PARAMETERS			
Vcc	+5EXT	SIG	17D UN
SV	L	LOAD	A
AV	+5	CLR	12
V		IMP CLR	+5SC

ROW ASSIGNMENT	
10	+C3
11	+R1
12	+12V
13	+12V
14	+12V
15	+12V
16	+B4
17	+R5
18	+B6
19	+B3

INPUT PINS	COL	SIG	WAVEFORMS
	64	+C0	
	64	-C1	
	65	+C2	
	66	-C7	
	67	4	
1, 4, 17, 25	68	+C5	
	69	-C6	
	70	+B0	
1, 10, 18, 26	71	+B1	
1, 11, 19, 27	72	+B2	
4, 12, 20, 28	73	+B3	
14, 21, 29	74	+B4	
4, 14, 27, 30	75	+B5	
7, 15, 24, 31	76	+B6	
	77	+B7	
	78	+B8	
	79	+S1	
	80	+S2	


OUTPUT PINS (TEST POINTS)	SWITCH SETTING	+C0 REF
16 3E	A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
17 4E	A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
38 4E	A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
39 4E	A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	A 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	
	B 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32	

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U. S. A. +BU REF

NOTE:  
 1. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.

20000G1 DOC. NO. 23-1404-11


APPD. JN 7-8-71



NOTES:  
 1. ALL RESISTANCE VALUES ARE IN OHMS ±5% & 1/4 WATT UNLESS OTHERWISE SPECIFIED.  
 2. REF DESIGNATIONS ARE ABBREVIATED, PREFIX THE DESIGNATIONS WITH UNIT NO. AND ASSY DESIGNATION.


TEST LEGEND AS APPLICABLE.  
 1. ICT-----PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.  
 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.  
 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.  
 4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST  
 5. -\-\- INDICATES UNTESTED INPUT/OUTPUT LINES

7-8-71  
JN



TEST PARAMETERS			
Vcc	+4.75	SIG	0 TO -2V
2V	-12V	LOAD	N/A
+V	+12V	CLK	32µSEC
-V		INT CLK	+OSC


ROW ASSIGNMENT	
10	+C6
1	+B4
2	+I2
3	-I2V
4	-
5	0V0
6	-C2
7	-B4
8	-C1
9	+B1



NOTES:

- \* DENOTES INVERTED INPUT.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.

APPRO. JN DATE 2-1-71



NOTES:  
 1. ALL RESISTANCE VALUES ARE IN OHMS ± 5% & 1/4 WATT UNLESS OTHERWISE SPECIFIED.  
 2. REF DESIGNATIONS ARE ABBREVIATED. PREFIX THE DESIGNATIONS WITH UNIT NO. AND ASSY DESIGNATION.


TEST LEGEND AS APPLICABLE:  
 1 ICT — PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.  
 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.  
 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.  
 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E., ARE SWITCHING DURING TEST.  
 5 INDICATES UNTESTED INPUT/OUTPUT LINES.

JN 20-71

TEST PARAMETERS			
Vcc	+4.75	SIG	0 <sub>g</sub> +12V
sv	-12	LOAD	%/A
+v	+12	CLK	20μs
-v	—	BIT CLK	20μs

ROW ASSIGNMENT	
10	+C5
11	+B5
2	+12V
3	+12V
4	+B1
5	GND
6	+B2
7	+B3
8	+B4
9	+B5

OUTPUT PINS (TEST POINTS)	SWITCH SETTING										+CO REF	
	A	1	2	3	4	5	6	7	8	9		
22	A	1	2	3								
	B	2	6	9								
24	A	1	2	3	4	5						
	B	2	7	10	6	9						
21	A	1	2	3								
	B	2	6	9								
23	A	1	2	3	4	5						
	B	2	7	10	6	9						
6	A	1	2	3	4	5						
	B	2	4	8	1	5						
4	A	1	2	3	4	5						
	B	2	4	8	1	5						
5	A	1	2	3	4	5						
	B	2	2	6	1	5						
3	A	1	2	3	4	5						
	B	2	2	6	1	5						
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											




NOTE :  
 1. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.

200002G1 DOC. NO. 23-1403-11

CONT APPD. JW 7-8-71


TEST LEGEND AS APPLICABLE:  
 1 ICT--PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.  
 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.  
 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.  
 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.  
 5 -\-\- INDICATES UNTESTED INPUT/OUTPUT LINES.




NOTES:  
 1. ALL RESISTANCE VALUES ARE IN OHMS ± 5% & 1/4 WATT UNLESS OTHERWISE SPECIFIED.  
 2. REF DESIGNATIONS ARE ABBREVIATED PREFIX THE DESIGNATIONS WITH UNIT NO. AND ASSY DESIGNATION.

REV. JN 7-8-71





NOTE :  
 1. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.



NOTES:  
 1. ALL RESISTANCE VALUES ARE IN OHMS ± 5% & 1/4 WATT UNLESS OTHERWISE SPECIFIED.  
 2. REF DESIGNATIONS ARE ABBREVIATED. PREFIX THE DESIGNATIONS WITH UNIT NO. AND ASSY DESIGNATION


TEST LEGEND AS APPLICABLE:  
 1. ICT-PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.  
 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.  
 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.  
 4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.  
 5. - - - - INDICATES UNTESTED INPUT/OUTPUT LINES

JN 7-8-71

TEST PARAMETERS			
+Vcc	+4.75	SIG	GRD
±V		LOAD	-V
+V	12.0V	CLK	32 µ sec
-V	12.0V	BT CLK	+OSC

ROW ASSIGNMENT	
10	-
1	-
2	+V
3	-
4	-V
5	GRD
6	+B5
7	+B6
8	-
9	-

OUTPUT PINS (TEST POINTS)	SWITCH SETTING	+CO REF
24, 19, 12, 6	A 1 2 3	
	B 2 NT 5	
	A	
	A	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	
	A	
	B	




NOTE:

- 1. BECAUSE OF THE VARIATIONS IN MONOSTABLE "ON" TIME, ONLY THE LEADING EDGE IS GO/NO-GO TESTED.
- 2. NT INDICATES NO TEST.

200004G1 DOC. NO. 23-2616-11

DATE 2-P-71



APPD. JN 7-571




200005G1 DOC. NO. 23-9617-11

JN 7-8-71

TEST PARAMETERS			
Woc	+4.75	SUP	CHIA
+V		LOAD	-V
+V	12.0V	CLK	52 μsec
-V	12.0V	INT CLK	+OSC



ROW ASSIGNMENT	
10	-
1	PIN 10 TO PIN 24
2	+V
3	-
4	-V
5	GRD
6	+B5
7	+B6
8	-
9	-

OUTPUT PINS (TEST POINTS)		SWITCH SETTING					
8, 12, 20, 24, 11*	▶	A	1	2	3		
2, 3, 4, 5, 6		B	2	3	4		
		A	1	2	3	4	
		B	2	3	4	5	1
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					





NOTES :

- \* DENOTES INVERTED SIGNAL.
- BECAUSE OF THE VARIATION IN MONOSTABLE "ON" TIME, ONLY THE LEADING EDGE IS GO/NO-GO TESTED.
- NT INDICATES NO TEST.




TEST LEGEND AS APPLICABLE:  
 1. ICT--PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.  
 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.  
 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.  
 4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.  
 5. -\-\- INDICATES UNTESTED INPUT/OUTPUT LINES.  
 6. THIS TEST APPLIES POWER ONLY.



NOTES:

1. ALL RESISTANCE VALUES ARE IN OHMS  $\pm 5\%$  AND  $\frac{1}{4}$  WATT UNLESS OTHERWISE SPECIFIED.
2. REF DESIGNATIONS ARE ABBREVIATED. PREFIX THE DESIGNATIONS WITH UNIT NO. AND ASSY DESIGNATION.

JN 7-8-71



200006G1 DOC. NO. 23-2618-11

CHECK APPRO. **JN** DATE **7-8-71**

**TEST PARAMETERS**

V <sub>cc</sub>	+4.75	V <sub>IN</sub>	[GND.]
V <sub>IN</sub>	-24.1	LOAD	REF V
V <sub>W</sub>	12	CLK	
-V	12	BT CLK	


**ROW ASSIGNMENT**

10	
1	
2	+12V
3	-26.1V
4	-12V
5	GND
7	
8	
9	

OUTPUT PINS (TEST POINTS)	SWITCH SETTING		+CO REF
▶	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		
	A		
	B		


**NOTES:**

▶ THIS TEST APPLIES POWER ONLY.



COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A.


+BO REF



P.C. Assembly 200051 G1  
P.C. Logic

Doc. No. 23-2601-11






200051G1 DOC. NO. 23-2601-11

GOVT APPD. JN 7-C-71

TEST PARAMETERS			
+V <sub>CC</sub>	+4.75V	SIG	10V
+V	-	LOAD REF.	1V
+V	+12V	CLK	32 μsec
-V	-12V	WT CLK	

ROW ASSIGNMENT	
10	
1	-C3
2	+12V
3	
4	-12V
5	GRD
6	+S1
7	
8	
9	


OUTPUT PINS (TEST POINTS)	SWITCH SETTING						
3, 18, 22, 5*, 20*, 24*	A 1 2 3						
	B 1 1 1						
8, 12, 10*, 16*	A 1 2 3						
	B 1 1 1						
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							
A							
B							



- NOTE:
- \* DENOTES INVERTED SIGNAL.


COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. \* B0 REF

- TEST LEGEND AS APPLICABLE,  
 1. ICT-PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.  
 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.  
 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.  
 4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.  
 5. -\-\- INDICATES UNTESTED INPUT/OUTPUT LINES



NOTES:  
 1. ALL RESISTANCE VALUES ARE IN OHMS 5% 1/4 WATT UNLESS OTHERWISE SPECIFIED.  
 2. REF DESIGNATIONS ARE ABBREVIATED. PREFIX THE DESIGNATIONS WITH UNIT NO. AND ASSY DESIGNATION.

IN 7-8-71



200052G1 DOC. NO. 23-1406-11

**TEST PARAMETERS**


VCC	+4.75V	SIG	0 TO 10V
VW	-12V	LOGIC	1.5A
VW	-12V	CLK	100KHZ
VW	-12V	REF CLK	100KHZ

**PIN ASSIGNMENT**

1	CS
2	CS
3	CS
4	CS
5	CS
6	CS
7	CS
8	CS
9	CS
10	CS
11	CS
12	CS
13	CS
14	CS
15	CS
16	CS
17	CS
18	CS
19	CS
20	CS
21	CS
22	CS
23	CS
24	CS
25	CS
26	CS
27	CS
28	CS
29	CS
30	CS
31	CS
32	CS


**OUTPUT PINS (TEST POINTS)**

CIRCUIT	SWITCH SETTING										CIRCUIT	
	A	B	C	D	E	F	G	H	I	J		
70												
71												
72												
73												
74												
75												
76												
77												
78												
79												
80												
81												
82												
83												
84												
85												
86												
87												
88												
89												
90												
91												
92												
93												
94												
95												
96												
97												
98												
99												
100												



- NOTES:**
- \* DENOTES INVERTED INPUT.
  - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
  - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

JW 7-8-71



CCVT APPD. JW


DATE 7-9-71

P.C. Assembly 200059C1

P.C. Logic NAVSHIPS 0967 216 3010

Fig. 5-30

Doc. No. 23- 2614-11



CNT 4570 IN DATE 7-9-71

TEST PARAMETERS	
V <sub>CC</sub>	4.75
V <sub>EE</sub>	12.0V
V <sub>IN</sub>	12.0V
V <sub>OUT</sub>	12.0V

TEST POINTS	
1	1
2	2
3	3
4	4
5	5
6	6
7	7
8	8
9	9
10	10
11	11
12	12
13	13
14	14
15	15
16	16
17	17
18	18
19	19
20	20
21	21
22	22
23	23
24	24
25	25
26	26
27	27
28	28
29	29
30	30
31	31
32	32
33	33
34	34
35	35
36	36
37	37
38	38
39	39
40	40
41	41
42	42
43	43
44	44
45	45
46	46
47	47
48	48
49	49
50	50
51	51
52	52
53	53
54	54
55	55
56	56
57	57
58	58
59	59
60	60
61	61
62	62
63	63
64	64
65	65
66	66
67	67
68	68
69	69
70	70
71	71
72	72
73	73
74	74
75	75
76	76
77	77
78	78
79	79
80	80
81	81
82	82
83	83
84	84
85	85
86	86
87	87
88	88
89	89
90	90
91	91
92	92
93	93
94	94
95	95
96	96
97	97
98	98
99	99
100	100


OUTPUT PIN (TEST POINT)	SWITCH SETTINGS									
	1	2	3	4	5	6	7	8	9	10
2										
26										
28										
34										
40										
46										
52										
58										
64										
70										
76										
82										
88										
94										
100										


NOTES:

- \* DENOTES INVERTED SIGNAL.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

▶ OUTPUT PINS 4 AND 22 DEPEND ON CARD TESTER INTERNAL LOADING RESULTING FROM SELECTING THE OUTPUT PIN ON THE IN/OUT SELECTOR SWITCH.

▶ GO/NO-GO INDICATIONS REQUIRE SEVERAL SECONDS.






P.C. Assembly 200061G1  
 P.C. Logic NAVSHIPS 0967 216 0310 Doc. No. 23- 2606-11  
 Fig. 5-22



TEST PARAMETERS	
Scale	10.00
Div	10.00
Rate	100.00
Time	10.00
Start	10.00

TEST ASSIGNMENT	
1	+VCC
2	+VEE
3	+V
4	+D
5	-V
6	+VCC
7	+VEE
8	+V
9	+D
10	-V

OUTPUT PINS (TEST POINTS)	SWITCH SETTINGS	
Pin No.	Test Point	Setting
20	A	1
21	B	1
22	C	1
23	D	1
24	E	1
25	F	1
26	G	1
27	H	1
28	I	1
29	J	1
30	K	1
31	L	1
32	M	1
33	N	1
34	O	1
35	P	1
36	Q	1
37	R	1
38	S	1
39	T	1
40	U	1
41	V	1
42	W	1
43	X	1
44	Y	1
45	Z	1




NOTE:

1. \* DENOTES INVERTED SIGNAL.

JW


7-8-71



P.C. Assembly 200063G1  
 P.C. Logic NAVSHIPS 0967 216 3010 Doc. No. 23- 2607-11  
 Fig. 5-23

3W  
 WAVE FORM





**TEST INSTRUMENTS**


Model	Manufacturer
71	HP
72	HP
73	HP
74	HP
75	HP
76	HP
77	HP
78	HP
79	HP
80	HP

**TEST POINTS**

Pin	Signal
65	VCC
66	VCC
67	VCC
68	VCC
69	VCC
70	VCC
71	VCC
72	VCC
73	VCC
74	VCC
75	VCC
76	VCC
77	VCC
78	VCC
79	VCC
80	VCC

**OUTPUT AND (TEST POINTS) SWITCH SETTINGS**

Pin	Signal	Switch	Setting
65	VCC		
66	VCC		
67	VCC		
68	VCC		
69	VCC		
70	VCC		
71	VCC		
72	VCC		
73	VCC		
74	VCC		
75	VCC		
76	VCC		
77	VCC		
78	VCC		
79	VCC		
80	VCC		




**NOTE:**

1. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +1.75V.

200063G1 DOC. NO. 23-2607-11


DATE 7-8-71



- NOTE:
1. UNLESS OTHERWISE SPECIFIED
    - a. ALL RESISTOR VALUES ARE IN OHMS, 1/4 WATT, +-5%.
    - b. ALL CAPACITOR VALUES ARE IN MICRO-MICROFARADS.
    - c. ALL DIODES ARE IN914.

P.C. Assembly 200065G1  
 P.C. Logic NAVSHIPS 0967 216 3010


Fig. 5-40



- NOTES:
- \*DENOTES INVERTED SIGNAL.
  - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
  - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
  - WAIT SEVERAL SECONDS FOR GO/NO-GO INDICATION.

GOVT APPD. SN DATE 8-19-71

200065G1 DOC. NO. 23-2608-11



JN

TEST PARAMETERS			
+Vcc	+4.75	SIG	GRD
AV	---	LOAD	REF V
+V	12.0V	CLK	1/2 $\mu$ sec
-V	12.0V	BIT CLK	+OSC



ROW ASSIGNMENT	
10	+B0
1	---
2	+V
3	-C6
4	-V
5	GRD
6	-B3
7	+B6
8	+B5
9	-C2

OUTPUT PINS (TEST POINTS)	SWITCH SETTING				+CO REF
	A	1	2	3	
2	A	1	2	3	
TP 4 (REF ONLY)	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	
	A	1	2	3	

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U. S. A.


NOTES:

- 1. \* DENOTES INVERTED SIGNAL.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- 3. IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.  
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST-IS GO INDICATION.




200067G1 DOC. NO. 23-2612-11

GOVT APPD. JW DATE 7-8-71



JW 7-8-71




200069G1 DOC. NO. 23-2610-12

CCVT APPD. JN DATE 7-8-71

TEST PARAMETERS			
+V <sub>cc</sub>	+4.75	SHA	GRD
+V		LOAD	REF V
+V	12.0V	CLR	32 μ SEC
-V	12.0V	SW CLR	+OSC

ROW ASSIGNMENT	
10	-C2
1	
2	+V
3	
4	-V
5	GRD
6	+C5
7	+B4
8	
9	+C3


OUTPUT PINS (TEST POINTS)	SWITCH SETTING				
	A	1	2	3	4
21	A	1	2	3	4
	B	5	4	5	
12	A	1	2	3	4
	B	5	4	5	
	A				
	B				
	A				
	B				
	A				
	B				
	A				
	B				
	A				
	B				
	A				
	B				
	A				
	B				
	A				
	B				
	A				
	B				
	A				
	B				
	A				
	B				
	A				
	B				
	A				
	B				
	A				
	B				



COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. + BO REF

NOTE:

- \* DENOTES INVERTED SIGNAL.



TEST LEGEND AS APPLICABLE :

1. ICT-- PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.
2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.
4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E., ARE SWITCHING DURING TEST.
5. - - - - - INDICATES UNTESTED INPUT/OUTPUT LINES

NOTES:

1. ALL RESISTANCE VALUES ARE IN OHMS ±5% AND 1/4 WATT UNLESS OTHERWISE SPECIFIED.
2. REF DESIGNATIONS ARE ABBREVIATED. PREFIX THE DESIGNATIONS WITH UNIT NO. AND ASSY DESIGNATION.

7-A-71


JN

P.C. Assembly 200069G1

P.C. Logic NAVSHIPS 0967 216 3310 Doc. NO. 23-2610-22

Fig. 5-26






TEST PARAMETERS			
+Vcc	+4.75	V	GRID
-V		LOAD	-V
+V	+8.0V	CLK	32 μSEC
-V	+8.0V	INT CLK	+15%

ROW ASSIGNMENT	
10	-
1	-
2	+V
3	-
4	-V
5	GND
6	-
7	-C6
8	-C5
9	-C7

INPUT PINS	COL	SG
	63	+G0
	64	-C1
	65	-C2
	66	-C3
	67	-C4
	68	+C5
	69	-C6
	70	+B0
	71	+B1
	72	+B2
	73	+B3
	74	+B4
	75	+B5
	76	+B6
	77	+B7
	78	+S0
	79	+S1
	80	+S2

OUTPUT PINS (TEST POINTS)	SWITCH SETTING				+G0 REF	
4	A	1	2	3	4	
	B	1	2	3	4	
21	A	1	2	3	4	
	B	1	2	3	4	
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					




NOTES:

- 1. \* DENOTES INVERTED SIGNAL.

GOVT APPD. JN DATE 7-8-71


- TEST LEGEND AS APPLICABLE:  
 1. ICT- PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.  
 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.  
 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.  
 4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.  
 5. - - - - INDICATES UNTESTED INPUT/OUTPUT LINES.



NOTES:  
 1- ALL RESISTANCE VALUES ARE IN OHMS ±5% & 1/4 WATT UNLESS OTHERWISE SPECIFIED  
 2- REF DESIGNATIONS ARE ABBREVIATED PREFIX THE DESIGNATIONS WITH UNIT NO. & ASSY DESIGNATION

DATE: 11/11/67






JW DATE 7-9-71




200073G1 DOC. NO. 23-1407-11


GOVT APPD. JN DATE 7-9-74



NOTES:

- \* DENOTES INVERTED SIGNAL.
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- THIS PULSE IS ASYNCHRONOUS WITH TESTER WAVEFORMS AND WILL OCCUR AT ANY POINT WITHIN THE FRAME.
- GO/NO-GO INDICATIONS REQUIRE SEVERAL SECONDS.






200075G1 DOC. NO. 23-2602-11

NOTE:


**1** THIS CARD IS NOT GO/NO-GO TESTED.  
 THE OUTPUTS CAN BE OBSERVED WITH AN  
 OSCILLOSCOPE.

GOVT APPD. JN DATE 7-8-71



7-8-71  
JN






NOTES:

1. \* DENOTES INVERTED INPUT.
2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
3. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
4. WAIT SEVERAL SECONDS FOR GO/NO-GO INDICATION.

200077G1 DOC. NO. 23-1408-11

GOVT APPD. JN DATE 7-8-71




P.C. Assembly 200079G1

P.C. Logic Navships 0967 216 3010

Doc. No. 23- 2603-11

Fig. 5-18






NOTES:  
 1- ALL RESISTANCE VALUES ARE IN OHMS : 5% & 1/4 WATT UNLESS OTHERWISE SPECIFIED  
 2- REF DESIGNATIONS ARE ABBREVIATED. PREFIX THE DESIGNATIONS WITH UNIT NO. & ASSY DESIGNATION

TEST LEGEND AS APPLICABLE:  
 1. ICT- PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.  
 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.  
 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.  
 4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.  
 5. -\-\- INDICATES UNTESTED INPUT/OUTPUT LINES.

GCVT APPD. JN 7-8-71



200082G1 DOC. NO. 23-1405-11

TEST PARAMETERS			
V <sub>cc</sub>	+4.75	SIG	IO 10-12V
V <sub>v</sub>	-12	LOAD REF	N/A
V <sub>v</sub>	+12	CLK	30µ sec
-V		BIT CLK	+OSC


ROW ASSIGNMENT	
10	+B0
1	+C5
2	+12
3	-12
4	+S0
5	GND
6	-C4
7	+C2
8	+C1
9	+C3

OUTPUT PINS (TEST POINTS)	SWITCH SETTING												+CO REF	
	A	1	2	3	4	5	6	7	8	9	10	11		12
3	A	1	2	3	4	5	6	7	8	9	10	11	12	
	B	2	4	6	5	6	9	10	6	8	10	1	3	
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													
	A													
	B													


COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U. S. A. +BO REF

NOTES:

- 1. \* DENOTES INVERTED INPUT.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.



GOVT APPD. JW DATE 7-9-71




NOTES  
 1- ALL RESISTANCE VALUES ARE IN OHMS ± 0.7%  
 \$ 1/4 WATT UNLESS OTHERWISE SPECIFIED  
 2- REF DESIGNATIONS ARE ABBREVIATED. PREFIX THE DESIGNATIONS WITH UNIT NO. ± ASSY DESIGNATION

TEST LEGEND AS APPLICABLE:  
 1. ICT- PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.  
 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT LOGIC HIGH LEVEL DURING TEST.  
 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT LOGIC LOW LEVEL DURING TEST.  
 4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.  
 5. --- INDICATES UNTESTED INPUT/OUTPUT LINES.

JN 7-8-71

P.C. Assembly 200084G1  
 P.C. Logic NAVSHIPS 0967 216 3010 Doc. No. 23-2605-12  
 F i g . 5 - 2 1



**TEST PARAMETERS**


+Vcc	+4.75	V	+5.0
+V	LOAD	REF V	GRD
+V	12.0V	CLK	32 USAC
-V	12.0V	BT CLK	+5SC

**ROW ASSIGNMENT**

10	+B8
11	+B2
2	+V
3	+B3
4	-V
5	GRD
6	-B1
7	-B2
8	-B4
9	-B5


**OUTPUT PINS (TEST POINTS)**

	SWITCH SETTING											+CO REF	
	A	1	2	3	4	5	6	7	8	9	10	11	
20	A	1	2	3	4	5	6	7	8	9	10	11	
	B	4	1	11	8	7	4	3	11				
21	A	1	2	3	4	5	6	7	8	9	10	11	
	B	4	NT	9	NT	6	NT	3	NT	11	NT	5	
24	A	1	2	3	4								
	B	9	2	3	7								
23	A	1	2	3	4	5	6	7	8	9			
	B	4	8	9	2	6	10	3	7	11			
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												
	A												
	B												



- NOTES:
- \* DENOTES INVERTED SIGNAL.
  - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
  - THE TRAILING EDGES ARE NOT SYNCHRONOUS WITH THE TEST WAVEFORMS.
  - NT INDICATES NO TEST.

GOVT APPD. JN DATE 2-8-71




NOTES  
 1- ALL RESISTANCE VALUES ARE IN OHMS ± 5%  
 & .4 WATT UNLESS OTHERWISE SPECIFIED  
 2- REF DESIGNATIONS ARE ABBREVIATED. PREFIX  
 THE DESIGNATIONS WITH UNIT NO & ASSY  
 DESIGNATION

TEST LEGEND AS APPLICABLE:  
 1 ICT --- PIN NOS. AND TEST SIGNALS ARE SHOWN  
 IN PARENTHESIS.  
 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT  
 THE LOGIC HIGH LEVEL DURING TEST.  
 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT  
 THE LOGIC LOW LEVEL DURING TEST.  
 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC  
 I.E., ARE SWITCHING DURING TEST.  
 5 ~~---~~ INDICATES UNTESTED INPUT/OUTPUT LINES.

JN 2-F-71










P.C. Assembly 200086G1

JW 7-9-71





REV. APPD. \_\_\_\_\_ DATE \_\_\_\_\_



CVT APPD. \_\_\_\_\_ DATE \_\_\_\_\_

**TEST PARAMETERS**

+Vcc	4.75	V	GRD	-V
±V	+18V	LOAD REF	-V	
+V	12.0V	CLK	16.39	m SEC
-V	12.0V	BIT CLK	+OSC	


**ROW ASSIGNMENT**

10	-C6
1	+S1
2	+V
3	±V
4	-V
5	GRD
6	-S2
7	-B6
8	-B7
9	-S0


**OUTPUT PINS (TEST POINTS)**


OUTPUT PINS (TEST POINTS)	SWITCH SETTING										+CO REF	
	A	1	2	3	4	5	6	7	8	9	10	
24	A	1	2	3	4	5	6	7	8	9	10	
	B	4	NT	7								
5, 7	A	1	2	3	4	5	6	7	8	9	10	
	B	9	5	1	8							
④	A	1	2	3	4	5	6	7	8	9	10	
	B	2	3	7	9	5	10					
⑩	A	1	2									
	B	2	11									
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U. S. A. +BO REF



- NOTES :
- 1. \* DENOTES INVERTED SIGNAL.
  - 2. ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
  - 3. THIS EDGE IS NOT SYNCHRONOUS WITH THE TEST WAVEFORMS. THE LOCATION OF THIS EDGE VARIES FROM CARD TO CARD.
  - 4. NT INDICATES NO TEST.





20609361 DOC. NO. 23-2613-11


TEST PARAMETERS			
V <sub>cc</sub>	+4.75V	GRD	-V
+V			
+V	12.0V	100 μsec	
-V	12.0V	100 μsec	+OSC

ROW ASSIGNMENT	
10	+B4
1	-C6
2	+V
3	+S0
4	-V
5	GRD
6	+C1
7	+C3
8	-C5
9	+C4


OUTPUT PINS (TEST POINTS)	SWITCH SETTING											+CO REF
	A	2	3	4	5	6	7	8	9	10	11	
5												
11*	A	1	2	3	4	5	6	7	8	9	10	11
24	B	3	7	5	9	4	8	3	7			
16	A	1	2	3	4							
6	B	5	9	3	7							
21	A	1	2	3	4							
14	B	4	8	11	4							
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											

NOTES:

- \* DENOTES INVERTED SIGNAL
- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.




GOVT APPD. JW DATE 8-19-71



7-9-71  
JW





200095G1 DOC. NO. 23-2604-11


GOVT APPD. JN DATE 7-9-71

TEST PARAMETERS		
Vcc	4.75	±.3
LOAD	—	—
+V	12.0V	CLR
-V	12.0V	INT CLK

ROW ASSIGNMENT	
10	—
11	—
12	+V
13	—
14	-V
15	GRD
16	+B4
17	+B4
18	—
19	—

OUTPUT PINS (TEST POINTS)	SWITCH SETTING	+CO REF
A, B	1 2 3 4	—
18, 19	1 2 3	—
A	NT	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—
A	—	—

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. -80 REF




NOTES:

1. \* DENOTES INVERTED SIGNAL.


3. NT INDICATES NO TEST.

2 THE WIDTH OF THIS PULSE VARIES BETWEEN CARDS. THE TRAILING EDGE IS NOT SYNCHRONOUS WITH THE TEST SIGNALS.




(GRD) (24) FRC-V (2) (H)  
 (GRD) (12) SET 202 C-V (14) (H)  
 (-B5) (23) DC50M (-V) (3) (L)  
 (+C3) (3) F (-V) (25)

TEST LEGEND AS APPLICABLE  
 1 ICT — PIN NOS AND TEST SIGNALS ARE SHOWN IN PARENTHESIS  
 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.  
 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.  
 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E., ARE SWITCHING DURING TEST.  
 5 --- INDICATES UNTESTED INPUT/OUTPUT LINES




(GRD) (22) D(50M) (-V) (4) (H)




(5) N.U. (21) (H)  
 (9) NON PROGRAM ADDRESS (OV) (H)  
 (-V) (18) RESET (-V) (8)  
 (GRD) (11) DC(MIN) (OV) (15)  
 (GRD) (6) NON PROGRAM ADDRESS (OV) (20)  
 (20) 2520 D16 LAMP DRIVER (OV) (16)  
 (17) 2520 D19 ACTIVATE OVERFLOW #2 (OV) (17)

NOTES  
 1 ALL DIODES ARE IN214  
 2 ALL TRANSISTORS ARE 2N404  
 3 CR11 NOT USED.



GOVT APPD. JN DATE 8-19-71



200105G1 DOC. NO. 23-1409-12

TEST PARAMETERS			
V <sub>cc</sub>	+4.75V	V <sub>in</sub>	GRD
V <sub>ext</sub>	12.0V	C <sub>in</sub>	2 μSEC
V <sub>ext</sub>	12.0V	INT CLK	


ROW ASSIGNMENT	
NO	
1	
2	+V
3	
4	-V
5	GRD
6	-B5
7	+C3
8	
9	

OUTPUT PINS (TEST POINTS)	SWITCH SETTING					
2	A	1	2	3	4	5
	B	1	NT	NT	NT	NT
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					
	A					
	B					

NOTES:


- 1. \* DENOTES INVERTED SIGNAL.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO 4.75V.
- 3. IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.  
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.



4. NT INDICATES NO TEST.



COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. \*50 REF


GOVT APPD. JN DATE 8-19-71






- NOTES:
- \* DENOTES INVERTED SIGNAL.
  - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO 4.75V.
  - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
  - WAIT SEVERAL SECONDS FOR GO/NO-GO INDICATIONS.

GOVT APPD. JN DATE 8-19-71



7-8-77  
 1001 APPD. IN



1

NOTES:  
 1 GO/NO-GO INDICATIONS REQUIRE SEVERAL SECONDS.

200160G1 DOC. NO. 23-2619-11


GOVT APPD. JN 7-8-71

TEST LEGEND AS APPLICABLE:

- 1. ICT — PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.
- 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
- 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.
- 4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E., ARE SWITCHING DURING TEST.
- 5. \* INDICATES UNTESTED INPUT/OUTPUT LINES.

6 PINS 1, 2, 3, 4, 5, 40, 41 AND 46 CONNECTED BY THE PROGRAM.

7 PINS 6 AND 14 ARE CONNECTED BY THE PROGRAM.





NOTES  
 1. UNLESS OTHERWISE INDICATED, RESISTANCES ARE IN OHMS. CAPACITANCES ARE IN UUF. DIODES ARE 1N914. TRANSISTORS ARE (IPN) 2N2219, (IPN) 2N2905  
 2. E INDICATES EQUIPMENT MARKING


JN 7-f-71






- TEST LEGEND AS APPLICABLE:
- 1 ICT — PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESES.
  - 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
  - 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.
  - 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E., ARE SWITCHING DURING TEST.
  - 5  INDICATES UNTESTED INPUT/OUTPUT LINES.



NOTES  
 1 UNLESS OTHERWISE INDICATED RESISTANCES ARE IN OHMS  
 2 CAPACITANCES ARE IN UUF  
 3 DIODES ARE 1N914  
 4 TRANSISTORS ARE 2N2222  
 5  INDICATES EQUIPMENT MARKING

APPD JN DATE 7-8-71




A-2 (PL-1121/G) DOC. NO. 23-1501-12

JN 7-8-71

TEST PARAMETERS			
Vcc	+4.75	SIG	2 TO +9V
+V	-2V	LOAD	REF V
+V	+9V	CLK	132 U SEC
-V	-9V	BIT CLK	+OSC


ROW ASSIGNMENT	
10	-
1	+S1
2	+V
3	1V
4	-V
5	GND
6	+B0
7	+C0
8	-B0
9	-C0


OUTPUT PINS (TEST POINTS)	SWITCH SETTING								CO REF	
38	A	1	2	3						
	B	2	3	4						
17	A	1	2							
	B	8	2							
16	A	1	2							
	B	2	1							
15	A	1	2	3	4	5	6	7		
	B	1	10	NT	NT	NT	2	#		
13, 14*	A	1	2	3	4					
	B	10	6	NT	8					
Q26 (REF)	A	1	2							
	B	6	8							
Q23 (REF)	A									
	B									
Q21 (REF)	A									
	B									
	A									
	B									
	A									
	B									
	A									
	B									
	A									
	B									
	A									
	B									
	A									
	B									



- NOTES:
- \* DENOTES INVERTED SIGNAL.
  - VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
  - IN ICT-102 TESTER "#" DENOTES ALL POSITIONS OF "B" SWITCH ARE NO-GO FOR VALID TEST.  
IN ICT-103 TESTER PRESS "B" SWITCH "#" WHERE INDICATED BY "#"; VALID TEST IS GO INDICATION.
  - ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
  - NT INDICATES NO TEST.

- TEST LEGEND AS APPLICABLE:
1. ICT ----- PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.
  2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
  3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.
  4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.
  5. --- INDICATES UNTESTED INPUT/OUTPUT LINES.





A3/PL1121/G) DOC. NO. 23-1501-22

GOVT APPD. JW DATE 7-8-71


TEST PARAMETERS			
Vcc	+4.75V	SLD	2 TO 9V
2V	-2V	LOAD	REF V
3V	2V	CLK	50 U.S.C
4V	+9V	INT CLK	+0CC
5V	-9V		

ROW ASSIGNMENT	
10	—
1	+S1
2	+V
3	2V
4	-V
5	GRD
6	+B0
7	—
8	—
9	—

OUTPUT PINS (TEST POINTS)	SWITCH SETTING			
	A	B	2	3
38	A	1	2	3
	B	2	6	
11	A	1	2	
	B	5	9	
①	A	1	2	3
	B	1	9	2
②	A	1	2	3
	B	1	3	7
③	A	1	2	3
	B	8	5	2
④	A	1	2	3
	B	4	9	3
Q5 (REF)	A			
	B			
Q11 (REF)	A			
	B			
Q7 (REF)	A			
	B			
Q3 (REF)	A			
	B			
Q9 (REF)	A			
	B			
Q5 (REF)	A			
	B			
	A			
	B			
	A			
	B			
	A			
	B			
	A			
	B			

NOTES:


- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.



TEST LEGEND AS APPLICABLE:

- 1. ICT — PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.
- 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
- 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.
- 4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E., ARE SWITCHING DURING TEST.
- 5. ✂ INDICATES UNTESTED INPUT/OUTPUT LINES.

⚠ THIS CARD IS PARTIAL TESTED. THE AREAS WITHIN THE DASHED LINES ARE GO/NO-GO TESTED.




NOTES:  
 1. UNLESS OTHERWISE INDICATED, RESISTANCES ARE IN OHMS.  
 2. CAPACITANCES ARE IN P.F.  
 3. TRIMMERS ARE SHOWN WITH ADJUSTMENT RANGE.  
 4. ✂ INDICATES UNTESTED INPUT/OUTPUT LINES.

P.C. Assembly PL-1122/G  
 P.C. Logic TM 5895-543-35-12

JN 7-9-71






GOVT APPD. JH DATE 7-19-71

P.C. Assembly PL-1123

P.C. Logic TM 5895-543-35-13

Doc. No. 23-2403-12






A-4(PL-1123/G) DOC. NO. 23-2403-12

TEST PARAMETERS		
Vcc	+4.75V	SIG
Vv	-6.0V	REP V
Vv	+6.0V	CLR
Vv	-6.0V	SET CLR

ICM ASSIGNMENT		
10	+VCC	
1		
2	Vv	
3	Vv	
4	Vv	
5	GRD	
6	GRD	
7	GRD	
8	GRD	
9	GRD	


OUTPUT PINS (TEST POINTS)	SWITCH SETTINGS			
	A	B	C	D
4				
7				
6				
J2 (TRIP 1)				
J1 (TRIP 1)				

INPUT PINS	COL	SIG
	63	-C0
	64	-C1
		-C2
	66	-C3
	67	-C4
	68	-C5
51	69	-C6
40	70	+B0
	71	+B1
	72	+B2
	73	+B3
	74	+B4
50	75	+B5
	76	+B6
	77	+B7
	78	+B8
	79	+B9
	80	+B10



NOTES:

- \* DENOTES INVERTED SIGNAL.
- VCC (+5V-T) LOGIC SUPPLY ADJUSTED TO +4.75V.
- THIS PROGRAM IS FOR POLAR INPUT OPERATION ONLY.
- OUTPUT PINS 6, 7, J1 AND J2 HAVE A SIGNAL LEVEL OF +6V TO GRD. ALL OTHER OUTPUTS ARE VCC TO -V (+5V TO -6V).
- WAIT SEVERAL SECONDS FOR GO/NO-GO INDICATIONS.



TEST LEGEND #0 APPLICABLE


- 1 ICT — PIN NOS AND TEST SIGNALS ARE SHOWN IN PARENTHESES
- 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
- 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST
- 4 ALL POINTS NOT LABELED (H) OR (L) ARE SWITCHING I.E., ARE SWITCHING DURING TEST
- 5 --- INDICATES UNTESTED INPUT/OUTPUT LINES

⚠ THIS PROGRAM IS FOR POLAR OPERATION ONLY.

NOTES

- 1. UNLESS OTHERWISE INDICATED ALL TESTS ARE IN GATE
- 2. LOGIC LEVELS ARE HIGH
- 3. DIODES ARE 1N41
- 4. TRANSISTORS ARE 2N2222 OR EQUIVALENT
- 5. CAPACITORS ARE 0.001 UNLESS OTHERWISE SPECIFIED
- 6. RESISTORS ARE 10K UNLESS OTHERWISE SPECIFIED
- 7. ALL OPERATIONS ARE PERFORMED IN POLAR MODE UNLESS OTHERWISE SPECIFIED
- 8. THIS PROGRAM IS FOR POLAR OPERATION ONLY

GMVT APPD. 21 DATE 1-7-71




A-4(PL-1123/0) DOC. NO. 23-2403-22

TEST PARAMETER			
Vec	SIG	VR	JR
4.75V			
-1.0V			
-4.0V			
-1.0V			


ROW ASSIGNMENT	
10	+VCC
1	+B3
2	+V
3	+V
4	-V
5	GRD
6	+B4
7	+B7
8	
9	


OUTPUT PINS (TEST POINTS)		SWITCH SETTINGS					+C0 REF
40	▷	A	1	2	3	4	
		B	2	10	9	6	
18, 43, 22, 19	▷▷▷	A	1	2	3	4	
		B	2	5	9	11	
40	▷	A	1	2	3	4	
		B	2	11	9	7	
44, 25, 27	▷▷▷	A	1	2	3	4	5
		B	2	6	11	4	6
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					
		A					
		B					




- NOTES:
- 1. \* DENOTES INVERTED SIGNAL.
  - 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO 4.75V.
  - 3. THIS PROGRAM IS FOR POLAR OPERATION ONLY.
  - 4 ▷ SIGNAL LEVEL IS VCC TO -V ( -5V TO -6V).
  - 5 ▷ PINS 18, 43 AND 44 HAVE SIGNAL LEVELS OF +V TO +V (+9V TO -9V).
  - 6 ▷ PINS 19 AND 25 ARE +7V TO GRD SIGNAL LEVELS.
  - 7 ▷ PINS 22 AND 27 ARE VCC TO GRD SIGNAL LEVELS (+5V TO GRD).
  - 8. WAIT SEVERAL SECONDS FOR GO/NO-GO INDICATIONS.

GOVT APPJ,    DATE

- TEST LEGEND AS APPLICABLE
- 1 ICT — PIN NOS AND TEST SIGNALS ARE SHOWN IN PARENTHESIS
  - 2 (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
  - 3 (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.
  - 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.
  - 5  INDICATES UNTESTED INPUT/OUTPUT LINES.



7-8-74 JN



**TEST PARAMETERS**


V <sub>cc</sub>	+4.75V	V <sub>ic</sub>	+5V
±V	+6.0V	V <sub>REF</sub>	-V
+V	9.0V	CLK	16.39 M-SPL
-V	9.0V	INT CLK	+OSC

**ROW ASSIGNMENT**

10	+B1
1	CONNECT PINS 47 AND 30
2	+V
3	±V
4	-V
5	GRD
6	+B2
7	-C6
8	+C0
9	-C0



OUTPUT PINS (TEST POINTS)	SWITCH SETTING
34, 35*, 36*	A 1 2 3 4 5
	B 6 11 5 10 4
27	A 1 2 3 4 5 6 7 8
	B 3 5 9 4 8 11 3 7
25	A 1 2 3 4 6
	B 3 9 8 11 3 2
(18)	A 1 2 3 4
	B 3 5 3 7
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B
	A
	B




**NOTES:**

- 1. \* DENOTES INVERTED SIGNAL.
- 2. VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- 3. ENCLOSED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.
- 4. DUE TO LOADING FACTORS THE OUTPUT ON PIN (18) CAN ONLY BE OBSERVED WHEN PIN (18) IS SELECTED ON THE IN, OUT SELECTOR SWITCHES.
- 5. GO/NO-GO INDICATIONS REQUIRE SEVERAL SECONDS.

DATE 7-9-71


TEST LEGEND AS APPLICABLE:

1. ICT—PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.
2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.
3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.
4. ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC I.E., ARE SWITCHING DURING TEST.
5. --- INDICATES UNTESTED INPUT/OUTPUT LINES.



NOTES  
 1. UNLESS OTHERWISE INDICATED, RESISTANCES ARE IN OHMS. CAPACITANCES ARE IN UUF. DIODES ARE 1N914. TRANSISTORS ARE 2N2219 (PNP) 2N2907 (NPN)  
 2. □ INDICATES EQUIPMENT MARKING

DATE 7-9-71  
 JN



A-5(PL-1124/G) DOC. NO. 23-2404-22

TEST PARAMETERS			
Vcc	+4.75V	SIG	LOG
Vv	+6.0V	REF	1.0V
Vv	9.0V	CLR	16.35
Vv	9.0V	REF CLR	+CSC

ROW ASSIGNMENT	
10	CONNECT 47 and 50
2	+V
3	-V
4	GRD
6	+B3
7	+B4
8	-C0
9	


O-TPUT PINS (TEST POINTS)	SWITCH SETTING										-CO REF	
	A	1	2	3	4	5	6	7	8	9		
49	A	1	2	3	4							
	B	2	11	9	7							
88	A	1	2	3	4	5	6	7	8			
	B	2	7	11	5	9						
(46)	A	1	2	3	4	5	6	7	8			
	B	2	7	11	5	9	3					
47	A	1	2	3	4	5	6	7	8			
	B	2	6	11	4	9						
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											
	A											
	B											

COPYRIGHT 1971 GENERAL DYNAMICS CORP. PRINTED IN U.S.A. - 80 REF

NOTES:


- VCC (+5EXT) LOGIC SUPPLY ADJUSTED TO +4.75V.
- ENCIRCLED OUTPUT PINS ARE "KEY" AND SHOULD BE GO/NO-GO TESTED FIRST.

3 GO/NO-GO INDICATIONS REQUIRE SEVERAL SECONDS.



JN 7-9-71

TEST LEGEND AS APPLICABLE  
 1 ICT-PIN NOS. AND TEST SIGNALS ARE SHOWN IN PARENTHESIS.  
 2. (H) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC HIGH LEVEL DURING TEST.  
 3. (L) DENOTES INTERNAL POINTS WHICH REMAIN AT THE LOGIC LOW LEVEL DURING TEST.  
 4 ALL POINTS NOT LABELED (H) OR (L) ARE DYNAMIC i.e., ARE SWITCHING DURING TEST.  
 INDICATES UNTESTED INPUT/OUTPUT LINES.  
 THIS PROGRAM IS FOR POLAR INPUT OPERATION ONLY.



NOTES:  
 1. ALL TEST POINTS ARE UNLESS OTHERWISE SPECIFIED.  
 2. ALL UNTESTED INPUT/OUTPUT LINES ARE INDICATED BY DASHED LINES.  
 3. ALL UNTESTED INPUT/OUTPUT LINES ARE INDICATED BY DASHED LINES.  
 4. ALL UNTESTED INPUT/OUTPUT LINES ARE INDICATED BY DASHED LINES.  
 5. ALL UNTESTED INPUT/OUTPUT LINES ARE INDICATED BY DASHED LINES.  
 6. ALL UNTESTED INPUT/OUTPUT LINES ARE INDICATED BY DASHED LINES.  
 7. ALL UNTESTED INPUT/OUTPUT LINES ARE INDICATED BY DASHED LINES.  
 8. ALL UNTESTED INPUT/OUTPUT LINES ARE INDICATED BY DASHED LINES.  
 9. ALL UNTESTED INPUT/OUTPUT LINES ARE INDICATED BY DASHED LINES.  
 10. ALL UNTESTED INPUT/OUTPUT LINES ARE INDICATED BY DASHED LINES.

GOVT APPD. SV DATE 8-19-71







**END**

**02-05-83**




**DATE**





DEPARTMENT OF THE ARMY

MICROFORM TEST TARGET



150 MM

10 mm ø ± 0.1 mm

ABCDEFGHIJKLMN OPQRSTUVWXYZ 1234567890  
abcdefghijklmnopqrstuvwxyz \$%&' / % # 1/2 1/4 3/4 — = + x & @ \*

1.5 mm (e = 1.09 mm)


ABCDEFGHIJKLMN OPQRSTUVWXYZ 1234567890  
abcdefghijklmnopqrstuvwxyz \$%&' / % # 1/2 1/4 3/4 — = + x & @ \*

2.0 mm (e = 1.37 mm)

ABCDEFGHIJKLMN OPQRSTUVWXYZ  
abcdefghijklmnopqrstuvwxyz  
1234567890 \$%&' / % # 1/2 1/4 3/4 — = + x & @ \*

2.5 mm (e = 1.77 mm)

ABCDEFGHIJKLMN OPQRSTUVWXYZ  
abcdefghijklmnopqrstuvwxyz  
1234567890 \$%&' / % # 1/2 1/4 3/4 — = + x & @ \*



10 mm ø ± 0.1 mm

ABCDEFGHIJKLMN OPQRSTUVWXYZ 1234567890  
abcdefghijklmnopqrstuvwxyz \$%&' / % # 1/2 1/4 3/4 — = + x & @ \*

1.5 mm (e = 1.09 mm)


ABCDEFGHIJKLMN OPQRSTUVWXYZ 1234567890  
abcdefghijklmnopqrstuvwxyz \$%&' / % # 1/2 1/4 3/4 — = + x & @ \*

2.0 mm (e = 1.37 mm)



ABCDEFGHIJKLMN OPQRSTUVWXYZ  
abcdefghijklmnopqrstuvwxyz  
1234567890 \$%&' / % # 1/2 1/4 3/4 — = + x & @ \*

2.5 mm (e = 1.77 mm)

ABCDEFGHIJKLMN OPQRSTUVWXYZ  
abcdefghijklmnopqrstuvwxyz  
1234567890 \$%&' / % # 1/2 1/4 3/4 — = + x & @ \*



200 MM



250 MM